Article

Exploit Nested Parallelism with OpenMP* Tasking Model

The new generation, Intel® Xeon® processor Scalable family (formerly code-named Skylake-SP), Intel’s most scalable processor has up to 28 processor cores per socket with options to scale from 2 to

Authored by Chen, Yuan (Intel) Last updated on 03/21/2019 - 12:00
Article

OpenMP* 4.0 Features in Intel C++ Composer XE 2013

The current OpenMP* 4.0 RC1 specification and associated TR1 technical report (both available from http://openmp.org) adds new features for controlling vectorization and execution on coprocessors.

Authored by Last updated on 03/21/2019 - 12:08
Event

3 Tuning Secrets for better OpenMP* performance using Intel® VTune™ Amplifier XE

Parallelism delivers the capability High Performance Computing (HPC) requires.
Authored by admin Last updated on 12/18/2017 - 14:08
Event

Fast, light weight, scalable MPI performance analysis

Developers of modern HPC applications face a challenge when scaling out their hybrid (MPI/OpenMP) applications.
Authored by admin Last updated on 09/01/2016 - 09:53
Article

FAT Binary Created for Windows* Static (.lib) and Dynamic-Link (.dll) Library Containing Intel® Xeon Phi™ Coprocessor Offload Code

The Intel® Parallel Studio XE 2015 Composer Editions for Windows* have an internal implementation feature enhancement enabling the Intel® 15.0 compilers to create a FAT binary file for the Windows*

Authored by Last updated on 06/14/2019 - 14:36
Article

ELF Executable Binary File Created for the Intel® Xeon Phi™ Coprocessor Offload Image

The Intel® Parallel Studio XE 2015 Composer Editions for Windows* and Linux* have an internal implementation feature enhancement to the Intel® Xeon Phi™ coprocessor binary image created when using

Authored by Last updated on 06/14/2019 - 13:56
Article

Offload Computations from Servers with an Intel® Xeon Phi™ Processor

Learn how to use Offload over Fabric software for a server migration path.
Authored by Jan Z. (Intel) Last updated on 07/06/2019 - 16:40