Intel® Developer Zone:
Security and Encryption

AES New Instructions

Digital Random Number Generator

Intel Instruction Set Architecture Extensions

Intel® Active Management Technology: Debugging FAQs
By Posted 04/13/20110
FAQs Debugging Functionality Deployment General The system is unresponsive and won't boot. How can this be resolved? Difficulties building the Sample Code. The USB key will not boot on the Intel AMT system. Why are we getting the following error while trying to run the sample code? ISV...
Intel® Active Management Technology: Deployment FAQs
By Posted 04/13/20110
Intel® Active Management Technology (Intel® AMT) Deployment FAQs Debugging Functionality Deployment General   Can you transfer the private key to the system wrapped by the ISV in their public key? How can one discover an Intel AMT machine before a user goes into the Intel AMT configurat...
Intel® Active Management Technology: Functionality FAQs
By Posted 04/13/20110
Intel Active Management Technology (Intel® AMT) Functionality FAQs Debugging Functionality Deployment General   What are allowed network setup modes? Will the flash update utility work remotely? Can an AMT application be developed using AMT SDK 3.0 on top of AMT 1.0 Firmware? Can an a...
Developers Guide to the Sample Setup and Configuration Application
By Posted 04/13/20110
The sample Setup and Configuration Application (SCA) is a program that can be used by developers as a learning vehicle for creating setup and configuration solutions for platforms incorporating Intel® Active Management Technology (Intel® AMT). Topics covered by this Guide: 1. The enterprise setup...
Subscribe to Intel Developer Zone Articles
No content found
Subscribe to Intel Developer Zone Blogs
No content found
Subscribe to Forums
No Content Found

Intel® Virtualization Technology (Intel® VT)

No Content Found
Subscribe to Intel Developer Zone Articles
No content found
Subscribe to Intel Developer Zone Blogs
Question on VMentry Checks
By prism17291
During vmlaunch/vmresume, several checks are performed on the guest state area.  I was wondering if anyone else had noticed that Guest RSP field is never checked for a non-canonical address. The virtualization spec talks about such checks for Guest RIP or GDTR or IDTR. I was wondering why this check was not done for the Guest RSP?
Handling VMExit reason 3 (INIT signal received)
By Yogi D.1
Hi.  I am writing a small OS-agnostic hypervisor as a teaching tool for my students.  The hypervisor code is loaded by the code I embed in a custom MBR on the boot device when the system boots.  The hypervisor code switches to 32-bit proected mode and then IA32e (64-bit mode).  It then sets up the hypevisor, EPT to protect the hypervisor from the guests, and launches a 16-bit "unrestricted" big real-mode (or unreal mode) guest.  All this is working perfectly.  The guest can make BIOS calls.  The hypervisor writes directly to the video buffer in order to provide debugging/status info.  The hypervisor is setup to VMexit minimally (e.g., I/O, APIC, MSRs, etc. are not monitored -- yet).  When the real-mode guest causes EPT violations, issues CPUID, etc. these cause VMExits as expected and the hypervisor handles them and resumes the guests. When the 16-bit guest issues an INIT IPI to itself using the APIC, I run into an infinite VMExit situation that my hypervisor cannot seem to recover ...
Forever Body Transformation Reviews Released by Tyler Tsujimoto and Candice Sadler
By Tyler T.0
There is additionally an e-book which food the entirety Forever Body Transformation review, and with the aim of indicates you will certainly recognize I beg your pardon? To expect and exactly how to stipulate your very own goals. Using their Forever Body Transformation Plan, they will expound recently I beg your pardon? Dishes is really Pro-FBT and specifically I beg your pardon? Foods are normally Anti-FBT and the instrument to sustain your metabolic value operating in ideal degrees. And additionally the wonderful feature pertaining toForever Body Transformation is the actuality with the aim of it comes having a 60 days 100 % money back ensure assure, so you possibly will test it away instead of a few kind of complete sixty days and additionally return this in issue it is not in point of fact instead of you personally. Forever Body Transformation is a emphasis loss list with the aim of might aid folks who are having problems of being round. That imply with the aim of every time a a...
How to identify processors with EPT accessed/dirty bits
By Tracy Camp1
I'm aware that software can check the IA32_VMX_EPT_VPID_CAP MSR to determine if the EPT table supports access and dirty bits...  However I would like to know how to identify a processor before I've purchased it that has this support. This is a common frustration I have with Intel parts - minor features vary quite a bit and don't seem to necissarily 'stick' in a linear progression of CPUID values due to various market differentiations.  Most of the time it doesn't matter too much, since most features are just an optimization for something that doesn't need to be implemented in software, however in this particular case, I'm not sure how to 'emulate' the lack of an accessed and dirty bit in the EPT tables of earlier EPT implementations in software.
Application or utility for testing virtualization on intel x540 T2
By Hitesh Prajapati1
Dear Sir/Madam, We have intel 10GbE Network Adapter X540-T2. Please guide me for the virtualization testing software for the adapter. I am new to this forum, also guide me that is this correct forum for the 10GbE network Adapter X540-T2. Reply me as early as possible. Thanks in advacne.  
Unexpected EPT Violations
By Ralf H.1
Hi, we're currently working in a project that involves extending the KVM hypervisor. While running the VM, we sometimes get EPT violations that shouldn't be possible from our understanding of the Intel documents. The scenario is as follow (we use Intel VT with EPT enabled):All guest paging structures (i.e., the paging structures _inside_ the VM) are set to non-writable on the last EPT level. In other words, whenever the guest OS writes to a guest paging structure (e.g. to map/free a page), this triggers an EPT violation. Now, "occasionally" the following happens:The VM performs a normal read operation somewhere in memory (doesn't seem to matter where). This then yields an EPT violation and bit 0,  bit 1, and bit 7 are set in the exit qualification field, bit 8 is cleared. According to the Intel specification (Table 27-7), this means that the EPT violation was caused by the MMU setting the dirty or accessed bit in the guest paging structures. At first, this makes sense since these ar...
Technological migration and virtualization, are they complementary?
By kcav@snet.net2
Rather than force a user to abruptly break away from routines that have become easy to perform, I think it might be a good idea to run Windows 7 in a virtual environment on the new platform; provided it is possible to hotkey from the new work environment to the old, and back to the new in a New York minute.   My interest in this came about when after changing from an old fashion notebook to an Ultraboook with a Touch screen I discovered the Start menu has changed, of course.  Also, I realized that using a slow browser on a fast platform doesn’t make sense, so I left behind my beloved IE8 with iGoogle homepage and changed to speedy Google Chrome.  Then I found myself wondering how to save Favorites, block pop-ups, establish and maintain trust relations, all things I had become somewhat familiar with doing, and now have to consciously think about again.  I am looking forward to making greater use of audio and video processing capabilities in the new 64-bit environment.  Since A/V file...
vmx-preemption timer inaccuracy (across vmx transitions)
By Michael L.1
Hi, From what I understand, the VMX-preemption timer should only decrement when in VMX non-root operations. I have been trying to use it as a way to measure cycle time in a VM, with respect to the running time of that VM. Hence, I do not want to include in my measurement the time spent in the VMM or the time to perform VM entries/exits. VMX-preemption timer seems like it could serve that purpose (with the granularity of the TSC to VMX-preemption timer ratio). However, in my test, the VMX-preemption timer seems to also decrement while performing VM entry/exits. My test: a) from the VMM: read the VMX-preemption timer in the VMCS b) VM enter c) VM exit *immediately after VM enter* (eip set to the hlt instruction) d) from the VMM: read the VMX-preemption timer in the VMCS (processor setup to save the VMX-preemption timer to VMCS on VM exit) the difference between (d) and (a) should be zero or a very small value since the VMX-preemption timer should only be decrementing when executing i...
Subscribe to Forums
No Content Found