Intel® MPI Library

Memory Placement Policy Control

Intel® MPI Library supports non-uniform memory access (NUMA) nodes with high-bandwidth (HBW) memory (MCDRAM) on Intel® Xeon Phi™ processors (codenamed Knights Landing). Intel® MPI Library can attach memory of MPI processes to the memory of specific NUMA nodes. This section describes the environment variables for such memory placement control.


Set the policy for MPI process memory placement for using HBW memory.



A pinning resolution in descriptions for pinning property.

hyper-threading technology

A feature within the IA-64 and Intel® 64 family of processors, where each processor core provides the functionality of more than one logical processor.

logical processor


This Developer Reference provides you with the complete reference for the Intel® MPI Library. It is intended to help an experienced user fully utilize the Intel MPI Library functionality. You can freely redistribute this document in any desired form.

Document Organization



Dynamic Process Support

Intel® MPI Library provides support for the MPI-2 process model that allows creation and cooperative termination of processes after an MPI application has started. It provides the following:

  • A mechanism to establish communication between the newly created processes and the existing MPI application

  • A process attachment mechanism to establish communication between two existing MPI applications even when one of them does not spawn the other

Introducing Intel® MPI Library

Intel® MPI Library is a multi-fabric message passing library that implements the Message Passing Interface, v3.1 (MPI-3.1) specification. It provides a standard library across Intel® platforms that enable adoption of MPI-3.1 functions as their needs dictate.

Intel® MPI Library enables developers to change or to upgrade processors and interconnects as new technology becomes available without changes to the software or to the operating environment.

Subscribe to Intel® MPI Library