Intel Xeon Phi Coprocessor

Intel® Xeon Phi™ coprocessor Power Management Configuration: Using the micsmc GUI Interface

Previous blogs on power management and a host of other power management resources can be found in, “List of Useful Power and Power Management Articles, Blogs and References” at http://software.intel.com/en-us/articles/list-of-useful-power-and-power-management-articles-blogs-and-references. See [LIST] below in the reference section.

HOW DO WE CONFIGURE COPROCESSOR POWER MANAGEMENT

Using the Intel® SDK for OpenCL™ Applications XE 2013 with the Intel® Xeon Phi™ Coprocessor

Chapter 1 – Introduction

 

This document is designed to help users get started writing code and running OpenCL* 1.2 applications using the Intel® SDK for OpenCL™ Applications for Linux* on a system that includes the Intel Xeon® Phi™ Coprocessor.

More specifically, the Intel SDK for OpenCL Applications XE 2013 for Linux used in this whitepaper is version 3.0.67279. The SDK supports both the Intel® Xeon server and Intel Xeon Phi coprocessor. 

  • Developers
  • Professors
  • Students
  • Linux*
  • Server
  • C/C++
  • Beginner
  • Intel® SDK for OpenCL™ Applications
  • OpenCL™ Code Builder
  • MIC
  • Intel Xeon Phi Coprocessor
  • KNC
  • Knights Corner
  • OpenCL*
  • Intel® Many Integrated Core Architecture
  • 使用英特尔® Composer XE为至强融核™ 协处理器进行Offload 编译

    Offload编译指的是在一个可运行的主机代码中加入编译指示或者某些新的关键字使代码段运行在基于英特尔集成众核架构(英特尔MIC架构)的协处理器上。其编程方式类似于使用OpenMP* 指示或英特尔 Cilk™ Plus关键字在串行代码中加入并行。

     

    在编译代码时英特尔®编译器会同时为两种目标架构生成代码。该代码既可以在安装了协处理器的系统上运行,也可以在没有协处理器的系统上运行。这使得程序编写者无需担心目标系统是否具备运行协处理器代码的条件,从而简化了编程的复杂度。这种编译方式又被称作“Offload编译”或“异构编译”。

     

    主机CPU和基于英特尔集成众核架构(英特尔MIC架构)的协处理器在硬件上并不共享物理或虚拟内存,所以英特尔编译器在编译过程中会通过加入代码来自完成主机和协处理器之间的传输数据(程序员无需编写额外代码)。目前,有两种可用的数据传输模型:

     

    显式拷贝

    程序员在offload pragma/directive中指定需要在主机和扩展卡之间拷贝的变量。

    例如:

  • Professors
  • Linux*
  • Business Client
  • C/C++
  • Fortran
  • Intermediate
  • Intel® Parallel Studio XE
  • Intel Xeon Phi Coprocessor
  • Cluster Computing
  • Development Tools
  • Intel® Many Integrated Core Architecture
  • Quick Start Guides Published for the Intel® Xeon Phi™ Coprocessor Expert User

    This is a short notice to let you know that two new articles have been published for the Intel® Xeon Phi™ coprocessor: * Quick Start Guide: For the Intel Xeon Phi Coprocessor Administrator * Quick Start Guide: For the Intel Xeon Phi Coprocessor Developer The target of both of these guides is the expert user. Our assumption is that the expert user does not need to be told what to do, as he already has potentially decades of experience doing his job. Similarly, he does not need to be told how to research his area of expertise as he has done so dozens of times in the past. As these users are new to administering or developing on the Intel Xeon Phi coprocessor, they want to know only where they can find key resources, such as cluster administration guides, technical support and examples.

    Power Configuration Part 0: Introduction: Yikes, there is a lot that is not documented

    I was hoping to write a brief two part overview of how to configure the various power settings for the Intel® Xeon Phi™ coprocessor. It was going to be concise and brief, allowing me to get on to the next topic. Unfortunately, as I dug into the topic further, I discovered that much of it is not very well documented. I found myself essentially writing quite a bit of explanation.

    As usual, I am starting off writing this as a series of blogs. At a later point, I will reformat the blogs into a more formal article with any semblance of humor removed.

    Autotools and Intel® Xeon Phi™ Coprocessor

    Downloads

    Autotools and Intel® Xeon Phi™ Coprocessor [PDF 462KB]

    One of the strengths of the Intel® Xeon Phi™ coprocessor is the ability to build existing software to run on the Intel® Many Integrated Core (Intel® MIC) hardware with a minimum of change (in most cases, no changes to the code itself are necessary). The same cannot always be said, however, for the build systems used to compile existing software packages.

  • Developers
  • Professors
  • Students
  • Server
  • Intermediate
  • autotools
  • Intel Xeon Phi
  • Xeon Phi
  • Intel Xeon Phi Coprocessor
  • Intel® Composer XE 2013
  • Parallel Programming
  • Porting and Tuning of Lattice QCD & MPI-HMMER for Intel® Xeon® Processors & Intel® Xeon Phi™ Coprocessors

    The Intel® Xeon Phi architecture from Intel Corporation features parallelism at the level of many x86-based cores, multiple threads per core, and vector processing units. Lattice Quantum Chromodynamics (LQCD) is of importance in studies of nuclear and high energy physics and MPI-HMMER is an open source MPI implementation of the HMMR protein analysis suite and important to life science research.

  • Developers
  • Intermediate
  • Intel® Parallel Studio XE
  • HMMR
  • Intel Xeon Phi Coprocessor
  • Message Passing Interface
  • Parallel Computing
  • Subscribe to Intel Xeon Phi Coprocessor