Intel® Xeon Phi™ Coprocessor

Calculating “FLOP” using Intel® Software Development Emulator (Intel® SDE)

Purpose

Floating point operations (FLOP) rate is used widely by the High Performance Computing (HPC) community as a metric for analysis and/or benchmarking purposes. Many HPC nominations (e.g., Gordon Bell) require the FLOP rate be specified for their application submissions.

The methodology described here DOES NOT rely on the Performance Monitoring Unit (PMU) events/counters. This is an alternative software methodology to evaluate FLOP using the Intel® SDE.

  • Developers
  • Professors
  • Students
  • Linux*
  • Server
  • Advanced
  • Intermediate
  • Intel® Software Development Emulator
  • FLOP
  • Knight’s Landing
  • Intel® SDE
  • HPC
  • Floating point operations
  • Intel® Xeon Phi™ Coprocessor
  • Intel® Core™ processor family
  • Intel® Many Integrated Core Architecture
  • LAMMPS* for Intel® Xeon Phi™ Coprocessor

    Purpose

    This code recipe describes how to get, build, and use the LAMMPS* code for the Intel® Xeon Phi™ coprocessor.

    Introduction

    Large-scale Atomic/Molecular Massively Parallel Simulator (LAMMPS*) is a classical molecular dynamics code. LAMMPS has potentials for solid-state materials (metals, semiconductors), soft matter (biomolecules, polymers), and coarse-grained or mesoscopic systems. LAMMPS can be used to model atoms, or, more generically, as a parallel particle simulator at the atomic, meso, or continuum scale.

  • Server
  • LAMMPS*
  • Intel® Xeon Phi™ Coprocessor
  • molecular dynamics
  • Intel® Many Integrated Core Architecture
  • System Administration for the Intel® Xeon Phi™ Coprocessor

    Updated December 12 2014

    Preface


    This document provides a general overview of system administration on the Intel® Xeon Phi™ coprocessor. It is written with the small scale system administrator in mind. It is not intended as a replacement for the documentation which comes with each release of the Intel® Many Integrated Core Architecture (Intel® MPSS) but as a supplement, providing advice, troubleshooting suggestions and pointers to other useful documents.

  • Developers
  • Server
  • MIC
  • Intel® Xeon Phi™ Coprocessor
  • Intel® Xeon Phi™ Coprocessor System Admistration Guide
  • 面向英特尔® 至强融核™ 协处理器的 NWChem*

    目的

    本代码介绍了如何获取、构建和使用包括针对采用英特尔® 集成众核 (MIC) 架构的英特尔® 至强融核™ 协处理器的支持的 NWChem* 代码。

    简介

    NWChem 可提供可扩展的计算化学工具。 NWChem 代码能够高效处理大量科学性计算化学问题,而且它们能够利用并行计算资源 — 从高性能并行超级计算机到便携的工作站集群。

    NWChem 软件可以处理

    • 生物分子、纳米材料和固态设备
    • 从量子到经典物理,以及各种组合
    • 基态和激发态
    • 高斯基函数或平面波
    • 高可扩展性,从一台处理器到数千台处理器
    • 属性和相对论效应

    NWChem 由多位开发人员积极开发,并由位于华盛顿州西北太平洋国家实验室 (PNNL) 的环境分子科学实验室 (EMSL) 进行维护。 该代码在教育社区许可证 2.0 版 (ECL 2.0) 的条款下作为开源代码发布。

  • Developers
  • Linux*
  • Server
  • Intermediate
  • Intel® C++ Composer XE
  • Intel® Xeon Phi™ Coprocessor
  • NWChem*
  • Intel® Many Integrated Core Architecture
  • 采用各项同性 (ISO) 的三维有限差分 (3DFD) 代码的八项优化措施

    Download Zip Source Code

    借助英特尔® 至强融核™ 协处理器的支持优化并运行 ISO 3DFD


    简介

    有限差分是一种简单且有效的数学工具,能够帮助解出微分方程。 在地震应用中,地震波即是按照这种等式扩散。

    地震波的传播是一个 CPU 密集型任务。 本文中,我们将介绍如何部署并优化采用有限差分的三维各项同性内核,以便在英特尔® 至强™ 处理器 v2 产品家族和英特尔® 至强融核™ 协处理器上运行。

    这种方法具备以下优势:

    • 其部署非常简单(无需转换至频域)。
    • 精度可以通过更改模板的尺寸来轻松调整。

    地震波传播概述

    各项同性声波等式如下:

  • Developers
  • Linux*
  • Server
  • C/C++
  • Intel® Xeon Phi™ Coprocessor
  • ISO 3DFD
  • Wave Propagation
  • Intel® Xeon® Processor
  • Intel® Many Integrated Core Architecture
  • Eight Optimizations for 3-Dimensional Finite Difference (3DFD) Code with an Isotropic (ISO)

    Download Zip Source Code

    Optimizing and Running ISO 3DFD with Support for Intel® Xeon Phi™ Coprocessor


    Introduction

    Finite difference is a simple and efficient mathematical tool that helps solve differential equations. In seismic applications, wave propagation is ruled by this kind of equation.

  • Developers
  • Linux*
  • Server
  • C/C++
  • Intel® Xeon Phi™ Coprocessor
  • ISO 3DFD
  • Wave Propagation
  • Intel® Xeon® Processor
  • Intel® Many Integrated Core Architecture
  • NWChem* for the Intel® Xeon Phi™ Coprocessor

    Purpose

    This code recipe describes how to get, build, and use the NWChem* code that includes support for the Intel® Xeon Phi™ Coprocessor with Intel® Many-Integrated Core (MIC) architecture.

    Introduction

    NWChem provides scalable computational chemistry tools. NWChem codes treat large scientific computational chemistry problems efficiently, and they can take advantage of parallel computing resources, from high-performance parallel supercomputers to conventional workstation clusters.

  • Developers
  • Linux*
  • Server
  • Intermediate
  • Intel® C++ Composer XE
  • Intel® Xeon Phi™ Coprocessor
  • NWChem*
  • Intel® Many Integrated Core Architecture
  • Subscribe to Intel® Xeon Phi™ Coprocessor