Zona para desarrolladores Intel®:
Software Tuning, Performance Optimization & Platform Monitoring

Anuncios
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Tema / Iniciador del tema Fecha del envío Respuestas Último envío
Tema regular Does the PDE_CACHE_MISS performance counter count misses in the PDPTE & PML4 cache as well?
por Chang Hyun P.
Dom, 29/05/2016 - 20:00 3
por McCalpin, John
Mié, 01/06/2016 - 15:09
Tema regular Calculating memory stalls in second level cache
por Papote J.
Dom, 07/05/2017 - 13:25 0
por Papote J.
Dom, 07/05/2017 - 13:25
Tema regular Intel PCM - Does PCM support X5570 memory controller?
por GHui
Lun, 06/02/2012 - 23:41 4
por Roman Dementiev...
Lun, 06/02/2012 - 23:41
Tema regular machine balance in turboboost
por Black.S
Vie, 06/12/2013 - 08:20 13
por Black.S
Vie, 25/04/2014 - 23:01
Tema regular not counted when trying PEBS with perf
por Zhu G.
Sáb, 07/02/2015 - 07:31 3
por Patrick Fay (Intel)
Sáb, 25/04/2015 - 07:24
Tema regular Intel Performance Counter Monitor (Intel PCM) 2.4 released
por Thomas Willhalm...
Mar, 26/03/2013 - 06:05 11
por Roman Dementiev...
Jue, 22/10/2015 - 03:43
Tema regular How is transmitted data assigned to a process by the ring bus system of Intel Sandy Bridge
por Steven P.
Lun, 12/10/2015 - 17:38 1
por McCalpin, John
Mar, 13/10/2015 - 12:56
Tema regular High impact of rdtsc
por Mark D.
Lun, 26/09/2016 - 09:17 5
por McCalpin, John
Jue, 29/09/2016 - 09:15
Tema regular How to get L1, L2 and L3 cache misses by reading performance counters using rdpmc instruction?
por Shailja P.
Sáb, 23/09/2017 - 02:10 2
por Shailja P.
Mar, 26/09/2017 - 22:37
Tema regular Intel PCM and CPU hotplug Issue
por raoufeh
Lun, 23/04/2012 - 11:15 1
por Roman Dementiev...
Mar, 24/04/2012 - 08:45
Tema regular Single-threaded memory performance for dual socket Xeon E5-* systems
por Thomas B.
Vie, 11/04/2014 - 12:38 5
por McCalpin, John
Lun, 14/04/2014 - 08:02
Tema regular Ideal vectorization speed-up with SSE2 and MIC512 - not AVX?
por CK
Jue, 09/04/2015 - 07:48 4
por CK
Vie, 10/04/2015 - 02:31
Tema regular Shared L1 data cache
por Divino C.
Sáb, 08/06/2013 - 14:41 6
por Sergey Kostrov
Dom, 09/06/2013 - 21:32
Tema regular Different latency in desktop(i7-4770) and xeon(E5-2698) CPU
por kevin h.
Mar, 26/01/2016 - 19:00 0
por kevin h.
Mar, 26/01/2016 - 19:00
Tema regular PEBS for Haswell architecture
por kai w.
Lun, 28/11/2016 - 22:52 2
por Thomas Willhalm...
Vie, 02/12/2016 - 08:40
Tema regular TLB snooping
por Salame, David
Dom, 28/01/2018 - 06:36 5
por McCalpin, John
Jue, 01/02/2018 - 08:05
Tema regular Inefficient assembler code generated for a simple while-loop?
por tj1
Mar, 03/07/2012 - 06:13 2
por tj1
Mié, 04/07/2012 - 02:50
Tema regular Calculating Memory Bandwidth using perfmon2
por Shuja-ur-Rehman B.
Jue, 14/04/2016 - 03:44 1
por dhumal, akshay
Lun, 15/01/2018 - 03:15
Tema regular Package C-state Residency Counters
por CyrIng
Mar, 21/02/2017 - 09:51 3
por McCalpin, John
Lun, 10/07/2017 - 06:04
Tema regular Does EIST_TRANS work on Sandy Bridge?
por Alexander Alexeev
Lun, 19/08/2013 - 06:40 7
por Patrick Fay (Intel)
Sáb, 24/08/2013 - 18:07
Tema regular Sandybridge port saturation
por Chris A.
Vie, 22/08/2014 - 13:53 5
por iliyapolak
Sáb, 23/08/2014 - 22:17
Tema regular sandy bridge cache architecture
por oliver_cscs
Jue, 06/09/2012 - 05:01 3
por McCalpin, John
Mar, 25/09/2012 - 10:21
Tema regular [PCM] Compilation fails when using VS 13
por Thomas Willhalm...
Jue, 11/06/2015 - 00:38 0
por Thomas Willhalm...
Jue, 11/06/2015 - 00:38
Tema regular Write Combine and non-temporal store's effect on IMC uncore events in Haswel-EX
por wang c.
Jue, 14/04/2016 - 07:12 9
por wang c.
Jue, 23/06/2016 - 08:23
Tema regular Counting number of uops
por Ayaz A.
Mié, 22/02/2017 - 10:19 3
por McCalpin, John
Vie, 24/02/2017 - 08:51
Nuevas publicaciones
No hay entradas nuevas
Tema candente con entradas nuevas
Tema candente sin entradas nuevas
Tema controversial
Tema bloqueado
Para obtener más información sobre las optimizaciones del compilador, consulte el aviso sobre la optimización.