Buscar

Buscar resultados para:

Resultados de la búsqueda: 36

  1. MIC Fortran Error : could not find 'k1om-mpss-linux-ld.exe'

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/549580

    9 Abr 2015 ... I stepped back to the beginning Xeon Phi labs and used the provided code as a simplest case which I knew should work and the error was still ...

  2. POSIX Threads on Xeon Phi

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/499154

    A Vtune analysis with one call of the small kernel showed that all 240 threads don't start at the same moment (comp. vtune4 in the attachment).

  3. Xeon Phi 31S1P on S1200BTSR

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/537330

    16 Dic 2014 ... I'm trying to use an Xeon Phi 31S1P on a Intel System Board S1200BTSR. ... That was my opinion since beginning when the supplier argued ...

  4. Prefetching in Xeon Phi

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/534654

    In my testing, it appears that the Xeon Phi L2 hardware prefetcher is much less ... at the beginning of each page before the HW prefetcher starts bringing in data.

  5. Artículos de la Zona para desarrolladores Intel

    https://software.intel.com/es-es/articles/all/191/384/384

    FLYLAB, Drones as a Service FLYLAB Challenge At the beginning, civilian drones ... learning code Caffe* has been optimized for Intel® Xeon Phi™ processors.

  6. Is there any way to disable the use of part of memory controller?

    https://software.intel.com/es-es/node/605130

    17 Dic 2015 ... Starting at the beginning of the physical address space (address 0), consecutive ... On Xeon Phi there is a cache hint modifier available for any ...

  7. Guaranteed atomic operations on Xeon Phi

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/501907

    What are the guaranteed atomic load and store operations on Xeon Phi? ... The more general merging functionality is needed for the beginning and end of ...

  8. functions like pow() used in offload programming

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/558836

    26 May 2015 ... Hi, I am using the offload programming model on Xeon Phi, and in the ... it is because I add the "using namespace std" at the beginning of the ...

  9. MATLAB Automatic Offload Elementwise Operations

    https://software.intel.com/es-es/node/605367

    Dec 29, 2015 ... Offload pays off only when for every number sent to Xeon Phi you ... only need to be transferred over once at the beginning of the simulation, ...

  10. Parallel Studio for Students and Educators

    https://software.intel.com/es-es/node/593864

    18 Sep 2015 ... Dear All, we are at the beginning of the new academic semester and ... and optimize applications on our Intel servers and Xeon PHI processor.

  11. Getting call stack info in VTune when profiling native application on ...

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/456110

    28 Ago 2013 ... I'm trying to profile native application running on Phi using VTune .... I recommend putting these at the very beginning and very end of the ...

  12. Small dgemm call poisons OpenMP performance

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/475924

    I know that small dgemm calls are inexplicably slow on Phi, but I am very ... at the end of the call, but is deferred to the beginning of the next omp parallel section.

  13. Automatic Offload not working for dgetrf, dgetri

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/401420

    13 Jul 2013 ... ... the MKL dgetrf & dgetri routines on our server with two Phi cards. dgemm routines in this code work just fine. ... Beginning PRH computation.

  14. Where is micctrl?

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/487601

    2 Nov 2013 ... Hi, I just got a workstation with 2 Xeon Phi cards on it. Today I installed OpenSuSE ... I am just beginning to learn MPSS, please help. Thanks.

  15. Host OS Ubuntu 14.04 Virtual Centos 7.1

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/592611

    Sep 10, 2015 ... So I am trying to start a virtual machine on ubuntu 14.04 using virtual ... -to-work- with-intel-xeon-phi-coprocessors Minus the kernel patch part.

  16. Please urgent. How memory paging are assigned to CPU cache sets

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/517462

    Using the Xeon Phi memory controller read and write counters, I was able to ... with 2 to 62 cache lines at the beginning of the page mapping to one DRAM page  ...

  17. Scalapack and several tasks

    https://software.intel.com/es-es/forums/intel-math-kernel-library/topic/292766

    Dec 9, 2009 ... ... 1 with K = K + STRIDE and correcting the check in the beginning: IF (NPROCS- BEGPROC . ... double precision :: phi(100,100) ... phi(i,j)=0.0

  18. TSC, DVFS and standard sleeping function calls

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/474317

    Why doesn't Xeon Phi have such a behavior and do you plan to introduce such ... namely that shared variables are not updated except at the beginning and end ...

  19. L2_DATA_WRITE_MISS_MEM_FILL during sequential memory ...

    https://software.intel.com/es-es/forums/intel-many-integrated-core/topic/500820

    More on Bandwidth: Memory bandwidth on the Xeon Phi is typically ..... and regions larger than 16 MiB this will happen at the beginning of every 2 MiB page.

  20. omp parallel on the same CPU

    https://software.intel.com/es-es/forums/intel-moderncode-for-parallel-architectures/topic/606756

    Jan 14, 2016 ... ... of Process and Thread Affinity Management from the beginning and .... Xeon Phi works best with strong mandatory thread binding using the ...

Para obtener información más completa sobre las optimizaciones del compilador, consulte nuestro Aviso de optimización.