Article

Intel® Software Development Emulator

Product overview for the Intel® Software Development Emulator or Intel® SDE
Autor Ady Tal (Intel) Última actualización 26/03/2019 - 07:07
Article

How to manually target different Intel® Core™ processors, Intel® Xeon® processors and Intel® Xeon Phi™ processors

Manual cpu dispatch may be used to write code that will be executed only on Intel processors such as 2nd generation Intel® Core™ processors (formerly code named “Sandy Bridge”) and 3rd generation Intel® Core™ processors (formerly code named "Ivy Bridge") with support for Intel® Advanced Vector Extensions, or 4th generation Intel® Core™ processors (formerly code named "Haswell"), 5th generation...
Autor Martyn Corden (Intel) Última actualización 21/03/2019 - 12:40
Mensajes en el blog

Intel® Transactional Synchronization Extensions (Intel® TSX) profiling with Linux perf

Intel® TSX exposes a speculative execution mode to the programmer to improve locking performance.. Tuning speculation requires heavily on a PMU profiler.

Autor Andreas Kleen (Intel) Última actualización 04/07/2019 - 17:00
Mensajes en el blog

Transactional memory support: the speculative_spin_mutex

Intel recently released the 4th Generation Intel® Core™ processors, which have Intel® Transaction

Autor Última actualización 28/05/2018 - 18:30
Article

Intel® Xeon® Processor E7-8800/4800 V3 Product Family Technical Overview

Contents

1.     Executive Summary2.     Introduction

Autor Última actualización 06/07/2019 - 16:40
Mensajes en el blog

Debug Intel® Transactional Synchronization Extensions

If printf or fprintf functions cause transaction aborts, use Intel® Processor Trace as a work-around.
Autor Roman Dementiev (Intel) Última actualización 04/07/2019 - 17:00
File Wrapper

5-Level Paging and 5-Level EPT White Paper

Autor admin Última actualización 08/05/2019 - 17:27