Filtros

Mensajes en el blog

Optimizing Big Data processing with Haswell 256-bit Integer SIMD instructions

Big Data requires processing huge amounts of data. Intel Advanced Vector Extensions 2 (aka AVX2) promoted most Intel AVX 128-bits integer SIMD instruction sets to 256-bits.

Autor gaston-hillar (Blackbelt) Última actualización 06/07/2019 - 17:00
Mensajes en el blog

Experimenting with OpenStack* Sahara* on Docker* Containers

Docker* is an emerging technology that has become very popular recently in the market. It provides a flexible architecture to deploy applications. OpenStack* is another hot technology on the market. It has been available for several years, became more stable and also added more features support in recent releases.
Autor WEITING C. (Intel) Última actualización 06/07/2019 - 17:10
Article

Intel® Xeon® Processor E7 v3 Product Family

Autor Nguyen, Khang T (Intel) Última actualización 06/07/2019 - 16:40
Article

Intel® Parallel Computing Center at Georgia Institute of Technology

The Intel® Parallel Computing Center (Intel® PCC) on Big Data in Biosciences and Public Health is focused on developing and optimizing parallel algorithms and software on Intel® Xeon® Processor and Intel® Xeon Phi™ Coprocessor systems for handling high-throughput DNA sequencing data and gene expression data.
Autor admin Última actualización 14/11/2017 - 08:27
Mensajes en el blog

Academics Make Games Better - Foundations of Digital Games 2015

Foundations of Digital Games is a summit of innovators and influencers in gaming-related academia as well as the games industry itself. In what was originally “the premier educational conference for faculty who use game development to teach computer science concepts and principles”, it began in 2006 as Microsoft Academic Days on Game Development in Computer Science Education (GDCSE) and was...
Autor Última actualización 24/01/2018 - 12:12
Mensajes en el blog

The JITter Conundrum - Just in Time for Your Traffic Jam

In interpreted languages, it just takes longer to get stuff done - I earlier gave the example where the Python source code a = b + c would result in a BINARY_ADD byte code which takes 78 machine instructions to do the add, but it's a single native ADD instruction if run in compiled language like C or C++. How can we speed this up? Or as the performance expert would say, how do I decrease...
Autor David S. (Blackbelt) Última actualización 04/07/2019 - 20:00
Mensajes en el blog

How Moscow Institute of Physics and Technology Rocketed the Development of Hypersonic Vehicles

The Moscow Institute of Physics and Technology (MIPT) Laboratory is focused on futuristic vehicles such as airplanes and spacecraft that travel at high speeds.

Autor Sally Sams (Intel) Última actualización 21/03/2019 - 12:00
Article

Caffe* Training on Multi-node Distributed-memory Systems Based on Intel® Xeon® Processor E5 Family

Caffe is a deep learning framework developed by the Berkeley Vision and Learning Center (BVLC) and one of the most popular community frameworks for image recognition. Caffe is often used as a benchmark together with AlexNet*, a neural network topology for image recognition, and ImageNet*, a database of labeled images.
Autor Gennady F. (Blackbelt) Última actualización 05/07/2019 - 14:54
Article

IDF'15 Webcast: Data Analytics and Machine Learning

This Technology Insight will demonstrate how to optimize data analytics and machine learning workloads for Intel® Architecture based data center platforms. Speaker: Pradeep Dubey Intel Fellow, Intel Labs Director, Parallel Computing Lab, Intel Corporation
Autor Mike P. (Intel) Última actualización 06/07/2019 - 16:40
Article

Usage Models for Cache Allocation Technology in the Intel® Xeon® Processor E5 v4 Family

A number of usage models are possible given the flexible interfaces provided by the Cache Allocation Technology (CAT) feature, including prioritization of important applications and isolation of applications to reduce interference.
Autor Nguyen, Khang T (Intel) Última actualización 06/07/2019 - 16:40