Part 5 of 5 - Performance analysis and events with Intel® VTune™ Amplifier XE. GUI and command line, setup and collection, hot spots, bandwidth, events & more.
In the High Performance Computing (HPC) area, parallel computing techniques such as MPI, OpenMP*, one-sided communications, shmem, and Fortran coarray are widely utilized.
HPC codes have used MPI and similar models to scale to multiple nodes, but increasingly parallelism is also required within a node, and even within a single core.
Upon completion of this webinar, you will be familiar with parallel programming models and their optimized use on clusters of Intel® Xeon and Intel® Xeon Phi™ coprocessor.
Upon completion of this webinar, you will be familiar with a number of data layout and algorithmic changes that can significantly improve the SIMD efficiency and performance of particle codes
Upon completion of this webinar, you will be familiar with how a given physical process be simulated on a computer efficiently.
Upon completion of this webinar, you will be familiar with advanced threading methods for the Intel® Xeon Phi™ coprocessor such as various approaches to nested paral
As computing advances, parallel architectures are becoming more common. In order to take advantage of parallel systems, software must adapt and use more parallelism.
- 1 de 11