Intel® Integrated Performance Primitives

Intel® IPP 2018 Update 2 is now available

Intel® IPP 2018 Update 2 is now available. Intel(R) IPP 2018 Update 2 release added the new APIs to computes the CRC24 and CRC16 checksum, introduced new APIs in the image processing domain for fixed point Resize functionality,  extended optimization for Intel® SSE4.2 and Intel®AVX2 instruction set for LZ4 data, and added  optimization for Intel®AVX2 and Intel® AVX-512 instruction set in some image and signal processing functions. 

Need a faster alternative to ippiResizeSqrPixel

Hi,

  In the recent version ,Intell  IPP library dropped the sub-pixel resizing methods like resizecenter & resizeSqrPixel. 

  Only alternative is IPPIWarAffine which doesn't match the performance of the resizesqrpixel and resizecenter.

  Is there any plans to restore these methods again in future IPP versions.

Regards,

Muralidhar

 

 

 

   

"ippiYCbCr420ToYCbCr422_8u_P2C2R" is Slow

Hi , I have a problem

When I use running " ippiYCbCr420ToYCbCr422_8u_P2C2R " function,but it is more slow than I use sse4.1 assembly language.

This is my code:

IppiSize nsize;

nsize.width = par->dst_width;

nsize.height = par->dst_height;

ippiYCbCr420ToYCbCr422_8u_P2C2R( m_pmfxOutSurface->Data.Y,m_pmfxOutSurface->Data.Pitch, m_pmfxOutSurface->Data.UV,

AlphaComp - YUV

I'm quite new to Intel's IPP so forgive me if the answers to my questions are obvious.  There is a function that is of particular interest - AlphaComp.

1. Firstly, I would like confirmation that I can use AlphaComp with planar YCbCr 422 and YUV 422 (both with alpha). There is an existing post from 2010 that affirms that it is possible.  The current documentation states:

AccessViolation exception in using ippiErodeBorder_8u_C1R and ippiDilateBorder_8u_C1R

Hi,

 

I have started using ippiErodeBorder_8u_C1R and ippiDilateBorder_8u_C1R and I call these APIs in a loop ,however I get access violation exception during iteration.IPP2018 version is used here.Below is the code,can someone please point out the error?

The exception comes from ippiErodeBorder_8u_C1R

 

 

 

                int iSpecSize;

                int iBufferSize;

                imageSize = 416 x 416

                kernelSize = 3x3

ippiResize_8u_C1 interface is missing, which interface to replace

I have Ipp 32-bit lib。  Version is v5.0. Name i ippiw7.dll.

I have not corresponding 64-bit version。where can i get the 64 bit version v5.0。

I get Ipp_9_0 32-bit和64-bit lib.

ippiResize_8u_C1 interface is missing, which interface to replace。

Can you provide any manual information?

Thanks。

ippiResizeYUV420Super_8u_P2R crash

Hi!

I am trying to use IPP functionality to resize/downsizeYuv image using ippiResizeYUV420Super_8u_P2R API.

I did use ippiResizeYUV420GetSize, allocated memory for pSpec and pBuffer as per output of this API using malloc,  called ippiResizeYUV420SuperInit followed by ippiResizeYUV420GetBufferSize.

Everything is fine so far and all of these APIs return status 0, but when I actually use ippiResizeYUV420Super_8u_P2R, my application crashes at I9_ownSS1_8u.

Bug in ippsMaxIndx_64f

Hi,

Currently I am using IPP version (2017.0.3) and I found bug in ippsMaxIndx_64f.

Condition : (1.) Array value less then -DBL_MAX  (2.) Length of array greater than 32 and not multiple of 4.
Output: It returns index of max element as length of array.

Kindly confirm whether this bug is fixed or not.?
If yes, provide me with the IPP version in which this bug is fixed.
 

 

Regards
Ubhay
 

 

Intel® IPP vs AES-NI

I have been working with a program that makes use of the AES-NI instructions, specifically AESENC  and AESKEYGENASSIST, and runs on the Intel Xeon Phi x200. In an attempt to improve its performance, I have been looking into using the IIPP, but from everything I have read the IIPP uses the same AES-NI functions. I have the following questions:

1. Does it make sense to look at IIPP as an alternative to AES-NI for the purpose of improving performance?

2. If it does, then what would be comparable to AESENC and AESKEYGENASSIST ?

Thank you,

Joe

Suscribirse a Intel® Integrated Performance Primitives