Page faults VM exits: PTE A and D bits

Page faults VM exits: PTE A and D bits

Are A and D bits in the corresponding PTE and A bit in the PDE updated when page fault VM exit occurs? Or VM should do this manually when emulating opcode?

2 posts / 0 nouveau(x)
Dernière contribution
Reportez-vous à notre Notice d'optimisation pour plus d'informations sur les choix et l'optimisation des performances dans les produits logiciels Intel.
Best Reply

The A and D bits in a PTE are not updated for an instruction that causes a page fault (regardless of whether the page fault causes a VM exit).

The A bit in a PDE may or may not be updated for an instruction that causes a page fault. It is implementation-specific. (Of course, the A bit in PDE may have been set earlier by an access using a different PTE that did not cause a fault.)

Thus, if a VMM handles a page fault by emulating the faulting instruction, it may need to update these bits manually.

David Ott

Laisser un commentaire

Veuillez ouvrir une session pour ajouter un commentaire. Pas encore membre ? Rejoignez-nous dès aujourd’hui