Intel 8086 Trap Flag - circuitry

Intel 8086 Trap Flag - circuitry

Portrait de CaesarUR

Good evening. This is my first post on Intel Forums, so I hope that I'm doing it inside the correct place.

Years ago I studied Intel 8086/8088 architecture, assembly programming and general structure. One topic that I recalled was the Trap Flag, which allows Single-Step mode in order for debugging.
How does the processor answers to a Trap Flag set (which is done indirect), on a logic level? Is a state machine which changes totally the behavior of the processor, or the processor goes into a power-saving state until the next instruction is requested, or stalls are inserted into pipeline structure until next request?

Thanks in advance.

1 contribution / 0 nouveau(x)
Reportez-vous à notre Notice d'optimisation pour plus d'informations sur les choix et l'optimisation des performances dans les produits logiciels Intel.