Filtri

27 risultati corrispondenti
Article

Analyzing Intel® SDE's TSX-related log data for capacity aborts

Starting with version 7.12.0, Intel® SDE has Intel® TSX-related instruction and memory access logging features which can be useful for debugging Intel® TSX's capacity aborts.

Creato da HASSAN SALEHE MATAR (Intel) Data ultimo aggiornamento 27/01/2015 - 08:19
Blog post

Coarse-grained locks and Transactional Synchronization explained

Coarse-grained locks, and the importance of transactions, are key concepts that motivate why Intel Transactional Synchronization Extensions (TSX) is useful.  I’ll do my best to explain them in this

Creato da James Reinders (Intel) Data ultimo aggiornamento 31/10/2014 - 15:46
Blog post

Transactional Synchronization in Haswell

We have released details of Intel® Transactional Synchronization Extensions (TSX) for the future multicore processor code-named “Haswell”.

Creato da James Reinders (Intel) Data ultimo aggiornamento 28/06/2013 - 16:29
Article

Intel® Software Development Emulator

 

Creato da Ady Tal (Intel) Data ultimo aggiornamento 06/04/2015 - 05:22
Article

Intel® Software Development Emulator Download

Intel® Software Development Emulator (released Apr 1, 2015)

Creato da Ady Tal (Intel) Data ultimo aggiornamento 06/04/2015 - 05:23
Article

Intel® Software Development Emulator Release Notes

Release notes for the Intel® Software Development Emulator
Creato da Ady Tal (Intel) Data ultimo aggiornamento 06/04/2015 - 05:24
Blog post

Exploring Intel® Transactional Synchronization Extensions with Intel® Software Development Emulator

Intel® Transactional Synchronization Extensions (Intel® TSX) is perhaps one of the most non-trivial extensions of instruction set architecture introduced in the 4th generation Intel® Cor

Creato da Roman Dementiev (Intel) Data ultimo aggiornamento 29/01/2014 - 06:09
Blog post

Intel(r) Transactional Synchronization Extensions (Intel(r) TSX) profiling with Linux perf

Intel TSX exposes a speculative execution mode to the programmer to improve locking performance.. Tuning speculation requires heavily on a PMU profiler.

Creato da Andreas Kleen (Intel) Data ultimo aggiornamento 29/05/2014 - 09:25
Blog post

Using HLE and RTM with older compilers with tsx-tools

To use HLE/RTM to improve lock scalability the lock library needs to be enabled.

Creato da Andreas Kleen (Intel) Data ultimo aggiornamento 28/06/2013 - 16:31
Blog post

Web Resources about Intel® Transactional Synchronization Extensions

Short URL for this page: www.intel.com/software/tsx

Creato da Roman Dementiev (Intel) Data ultimo aggiornamento 19/03/2015 - 17:24
Per informazioni più dettagliate sulle ottimizzazioni basate su compilatore, vedere il nostro Avviso sull'ottimizzazione.