Intel® Developer Zone:
Sicurezza e crittografia

AES New Instructions

Generatore digitale di numeri casuali

Estensioni dei set di istruzioni dell'architettura Intel

Intel® Xeon® E5-2600 v2
Di BELINDA L. (Intel)Pubblicato il 09/12/20130
Based on Intel® Core™ microarchitecture (formerly codenamed Ivy Bridge) and manufactured on 22-nanometer process technology, these processors provide significant performance and power-efficiency improvement over the previous-generation Intel® Xeon® processor E5-2600 product family. This is the ... - Now with Intel AMT certificate activation
Di ylian-saint-hilaire (Intel)Pubblicato il 08/15/20130
I just added certificate based Intel AMT cloud activation support (TLS-PKI) in that works behind NAT’s and HTTP proxies, uses a reusable USB key and makes use of Intel AMT one-time-password (OTP) for improved security. Ok, let’s back up a little. Computers with Intel AMT need t...
The future of authentication and transactions over the web (Part 1)
Di Jose DamicoPubblicato il 06/18/20130
Banks and the payment industry have realized long ago that knowledge is not enough to confirm money transactions through the web. Even apparently strong techniques such as tokens and smartcards have been facing the challenge to deal with Malware and Hacker attacks. Then, to avoid blind signing, i...
IDC White Paper: Running Mission-Critical Workloads on Enterprise Linux x86 Servers
Di ROBERT M.Pubblicato il 05/06/20130
This IDC white paper, sponsored by Intel,  examines the growth of mission-critical workloads being hosted on x86 servers based on the Intel Xeon E7 series of processors running enterprise Linux operating systems. It looks at the way in which x86 servers are taking on more demanding workloads, inc...
Iscriversi a Articoli Intel Developer Zone
Nessun contenuto trovato
Iscriversi a Blog Intel® Developer Zone
Nessun contenuto trovato
Iscriversi a Forum
Nessun contenuto trovato

Tecnologia Intel® Virtualization

Intel® Active Management Technology on Virtualized PCs: Expected behavior and Best Known Methods for using Intel® AMT with client virtualization
Di Pubblicato il 02/02/20121
Abstract There are several key differences one must consider when using Intel Active Management Technology (Intel® AMT) features on a virtualized client. Those differences, along with Intel’s recommendations, are discussed in this article. It is important to understand those differences in order ...
On-Demand Webcasts
Di Pubblicato il 01/12/20120
Service Oriented Enterprise: An Architect's ViewThis presentation introduces some of the emergent technologies and architecture such as SOA, Grid, and Virtualization under the umbrella of Service Oriented Enterprise (SOE). Topics covered include the Service Oriented Enterprise Framework and its c...
How to Take Advantage of the Virtualization `Appliance' Model in the Digital Home
Di Pubblicato il 09/15/20110
Challenge Benefit from the emerging ‘appliance’ model in Digital Home virtualization. An exciting usage model for Intel® Virtualization Technology on desktops and laptops is to create appliances. With Intel Virtualization Technology, one can take the functions of a stand-alone firewall applianc...
Expand Digital Home Functionality with VT
Di Pubblicato il 09/15/20110
Challenge Use Intel® Virtualization Technology in conjunction with other technologies to improve the Digital Home experience. The advent of Intel Virtualization Technology corresponds to another, even more significant hardware transition: multi-core processing. These two technologies complement...
Iscriversi a Articoli Intel Developer Zone
Nessun contenuto trovato
Iscriversi a Blog Intel® Developer Zone
Task Switch and Page Fault
Di water m.2
Hi, What should I do when  handle task switch, but the new TSS is not in current virtual address space? Shoud I inject a Page Fault Exception to the guest directly?
handl I/O instruction caused VM-Exit
Di water m.2
Hi, I'm writting code to handl I/O instruction caused VM-Exit, exit reason is 30.My guest is Windows XP. After get information from Exit Qualification, I can handle insturctions when String instruction bit and REP prefixed bit is cleared. But If these two bits are set, the trouble appears. When I tried to read data from memory where guest ESI(or EDI) pointed, I want to translate the logical address into physical address contained in guest  ESI(or EDI). but during the tranlsation,  the Page Table is not presented. At this time, I tried to inject a Page Fault to WindowsXP by set VM-entry interruption-information to 0x80000B0E,  VM-entry instruction length to 0x0, VM-entry exception error code to many kinds of possible number. But failed. I'am not sure whether my solution is correct. Can any one give me some tips?
Issue when the kernel parameter intel_iommu=on is being used
Di sridhar s.1
Hello, I am using DPDK 1.5 for development of host pmd for device “Connect X3”. I am observing issue  while the ConnectX3 device DMA to a memory which is allocated with rte_memzone_reserve_aligned() API . The issue(please refer ERROR below) has been observed if the system runs with the kernel parameter “intel_iommu=on”. ########## ERROR :##################################3 dmar: DRHD: handling fault status reg 302 dmar: DMAR:[DMA Write] Request device [01:00.0] fault addr 4f883000 DMAR:[fault reason 01] Present bit in root entry is clear #################################### The reported "fault Addr" is the physical address which was returned by the Above API. I don’t see any issue with the same code when the system up with kernel parameter intel_iommu=off.   If I use kernel parameters intel_iommu=on and iommu=pt, then the following error has been observed. ####ERROR REPORT######## dmar: DRHD: handling fault status reg 2 dmar: DMAR:[DMA Write] Request device [01:00.0] fault addr 4f...
registering vm_exit handler in VT-x
Di ivan i.1
Hi all, I would like to ask how an VM_EXIT handler is registered in VMCS - could you give some example. As far as i know VM_EXIT handler is routine, it could  be defined as C function. My question is how to register that handler function and to trap VM_EXITs into that function. Could you give some API  or snippet.  I have one more question ... when the VM_EXIT  handler is register and the execution meets the VM_EXIT conditions what is the mechanism of invoking the VM_EXIT handler? Is the invoking of the registered VM_EXIT handler is performed by VT-x at hardware level or there is something more to be done? Best Regards
EPT cause triple fault
Di Mingbo Z.4
Hi all, I am writing a simple runtime hypervisor, like hyperdbg, bluepill. At first it works fine. But when I enable EPT, the vm exits with triple fault (Exit reason 2). and the guest RIP was at the fist instruction in non-root mode after vmlaunch. There is no ept violation. I did some 1:1 direct mapping, since no ept violation, that would be no use at all. wired thing is, the same code will run on VMware virtual machine. My PC is Core i7, and I disabled multicore. and I use serial port with windbg.  I am confused, which instruction caused this triple fault? I change the first line of non-root mode to "mov edi, edi", still the same triple fault.    Best regards, Mingbo
EPT Violation On a PTE free
Di Saptarshi S.2
 Hi All,        Is it possible to configure EPT Entries or VMCS such that whenever a guest frees a page the host can instantaneously become aware of this. I have checked out the intel software developer manual 3B. But the closest I could  get is by causing a write violation in the EPT paging structure. But again, it did not seem proper as such writing violation can arise because of many other reasons as well. Besides, the whole performance of EPT would be destroyed if the guest does cache-writethrough.      I was testing this stuff with KVM and I could see that the host is not aware of  deallocations that  take place in the guest after allocations. Regards Saptarshi Sen        
Ambiguity with CR3-store/load exiting settings
Di Eugene K.2
I have Intel(R) Core(TM) i5-2500 CPU. RDMSR on IA32_VMX_PROCBASED_CTLS MSR gives allowed-0 settings 0x0401E172, allowed-1 settings 0xFFF9FFFE. This means bits 15 (CR3-load exiting) and 16 (CR3-store exiting) of Primary Processor-Based VM-Execution Controls must be 1. However I can set them to zero and no any invalid VM entries happen. Why? CPU details: processor       : 0vendor_id       : GenuineIntelcpu family      : 6model           : 42model name      : Intel(R) Core(TM) i5-2500 CPU @ 3.30GHzstepping        : 7microcode       : 0x26cpu MHz         : 1600.000cache size      : 6144 KBphysical id     : 0siblings        : 4core id         : 0cpu cores       : 4apicid          : 0initial apicid  : 0fpu             : yesfpu_exception   : yescpuid level     : 13wp              : yesflags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl...
Intel VT-x and VT-d for app development
Di Muhammad Khawar N.1
Hello, all! First some background on the situation:So, I'm going to be buying a new laptop soon, and one of my priorities is to do Windows Phone and Android app development on it. I don't play games, etc. so a high-end graphic chip is not my requirement. I need to run CPU-intensive simulation software like MATLAB occasionally so I need a good processor. Considering my budget and requirement and availability in my country; I've narrowed it down to two machines. An HP ProBook (which has an i7-3632QM processor + 8GB RAM), and an HP Pavilion (which has an i7-4702MQ + 4GB RAM). Now for the problem. Since I'll be doing app development, a good testing procedure is to test it on an emulator, for phone WP8 and Android... To run the emulators smoothly it is required that the processor support Intel Virtualization, and SLAT. Both processors do have Virtualization, but there is something called VT-d which is there for the Ivy Bridge but not the Haswell chip.  My questions are:1. Do I need VT-d ...
Iscriversi a Forum
Nessun contenuto trovato