Intel® Streaming SIMD Extensions

Behavior of some convert instructions with W=1 in non-64-bit mode

For instructions such as VCVTSI2SD, your doc is clear.  It says that in non-64 bit mode, W=1 will be have the same as W=0.  That is, the second source will be 32 bits memory or a 32 bit GPR.

HOWEVER, AMD's doc says something different.  I very rarely have seen any difference between Intel and AMD docs, and this is one such occasion.  To me, it is very important for reasons of software compatibility to resolve any such differences.

In AMD Volume 4, page 101, it says:

SGX support removed from Intel's ARK website?

Hi Intel


Until recently (1-2 weeks ago), Intel's ARK website listed SGX as being supported on the new Skylake 6600K and 6700K processors. However, this information now seems to have been removed? The page I'm talking about is (for the 6700K):

So does this mean SGX is no longer supported on these processors?



Intel® Parallel Studio XE 2016: High Performance for HPC Applications and Big Data Analytics

Intel® Parallel Studio XE 2016, launched on August 25, 2015, is the latest installment in our developer toolkit for high performance computing (HPC) and technical computing applications. This suite of compilers, libraries, debugging facilities, and analysis tools, targets Intel® architecture, including support for the latest Intel® Xeon® processors (codenamed Skylake) and Intel® Xeon Phi™ processors (codenamed Knights Landing). Intel® Parallel Studio XE 2016 helps software developers design, build, verify and tune code in Fortran, C++, C, and Java.

Fast Gathering-based SpMxV for Linear Feature Extraction

This algorithm can be used to improve sparse matrix-vector and matrix-matrix multiplication in any numerical computation. As we know, there are lots of applications involving semi-sparse matrix computation in High Performance Computing. Additionally, in popular perceptual computing low-level engines, especially speech and facial recognition, semi-sparse matrices are found to be very common. Therefore, this invention can be applied to those mathematical libraries dedicated to these kinds of recognition engines.
  • Sviluppatori
  • Partner
  • Professori
  • Studenti
  • Linux*
  • Microsoft Windows* (XP, Vista, 7)
  • Microsoft Windows* 8.x
  • Codice per Buono
  • Windows*
  • C/C++
  • Intermedio
  • Intel® Advanced Vector Extensions
  • Intel® Streaming SIMD Extensions
  • Sparse Matrix-Vector multiplication
  • sparse matrix
  • Feature Extraction
  • speech recognition
  • Processori Intel® Core™
  • Ottimizzazione
  • Elaborazione parallela
  • Vettorizzazione
  • SGX extensions



    With the new SGX extensions available in the new Skylake based CPU's (6700K and 6600K) I was wondering if Intel is ready to release more information about these technologies. Specifically:


    1) Is there any plans for an emulator that can be used to emulate these technologies?

    I210 driver delevopment (DOS)


    I currently try to adapt firmware to new hardware. And have problems to get the I210 ethernet controler fetching DMA packets.

    Old system: AMD Geode SC1200 Processor + Intel 82551
      - Firmware is a Win32 application using DOS + DOSExtender(DPMI)
      - The Intel 82551 Controller is directly controlled by firmware (NO DOS TCP/IP SOCKET)

    Intel Resources for Game Developers

    Intel® HD Graphics and Intel® IrisTM and IrisTM Pro Graphics parts are some of the most commonly used graphics solutions in PCs worldwide. By following the advice on these pages and using the tools we provide, you'll ensure that your game is able to be enjoyed by millions of gamers. We want you to be successful
  • Sviluppatori
  • Android*
  • Linux*
  • Microsoft Windows* 10
  • Microsoft Windows* 8.x
  • Sviluppo di videogame
  • Graphics Performance Analyzers
  • graphics
  • iris
  • HD
  • unity
  • Intel® Streaming SIMD Extensions
  • Microsoft DirectX*
  • OpenCL*
  • OpenGL*
  • Sviluppo di videogame
  • Grafica
  • Elaborazione multimediale
  • Ottimizzazione
  • Analisi piattaforma
  • Rendering
  • Switching to protected mode clarification


    I'm trying to understand a line in the Intel Architecture manual. It's a description of a possible failure situation when switching to protected mode.

    Section 9.9.1 gives a recommended procedure for switching to protected mode. Step 3 is the mode switch, and step 4 is to immediately make a far transfer to initialize CS and cause serialization. The final paragraph says failures can occur if there are instructions between steps 3 and 4.

    Iscriversi a Intel® Streaming SIMD Extensions