Filtros

Mensagem de blog

Vectorization - Find out what it is, Find out More!

One of my performance focus areas for this year is vectorization.

Criado por Shannon Cepeda (Blackbelt) Última atualização em 21/03/2019 - 12:08
Mensagem de blog

Seeing One TeraFlop/sec, the software side, and feeling a bit emotional

I've known this day was coming - but when I saw Knights Corner clearly sustaining a TeraFlop (DGEMM, wide range of block sizes) per second - I was surprised by my emotional reaction inside.

Criado por James R. (Blackbelt) Última atualização em 21/03/2019 - 12:08
Mensagem de blog

TACC symposium and programming two SMP-on-a-chip devices

Real results for many-core processors illustrate the power of a familiar configuration (SMP) even when reduced to a single chip.

Criado por James R. (Blackbelt) Última atualização em 21/03/2019 - 12:08
Mensagem de blog

Knights Corner Micro-Architecture Support

How does a high performance SMP on-a-chip sound to you?

Criado por James R. (Blackbelt) Última atualização em 06/07/2019 - 16:40
Mensagem de blog

Knights Corner: Open source software stack

Knights Corner: Open source software stack

Criado por James R. (Blackbelt) Última atualização em 06/07/2019 - 16:40
Mensagem de blog

Migrating Fortran Projects to the Intel® Xeon Phi™ Coprocessor

This article focuses on aspects of porting Fortran codes to the Intel® Xeon Phi™ coprocessor.  Most of the documentation for the coprocessor is C/C++ centric.

Criado por Última atualização em 17/06/2019 - 15:47
Mensagem de blog

C-States, P-States, where the heck are those T-States?

I had an interesting question come across my desk a few days ago: “Is it still worthwhile to understand T-states?” My first response was to think, “Huh? What the heck is a T-state?”

Criado por Última atualização em 06/07/2019 - 17:00
Mensagem de blog

Applying Intel® Threading Building Blocks Observers for Thread Affinity on Intel® Xeon Phi™ Coprocessors

In spite of the fact that the Intel® Threading Building Blocks (Intel® TBB) library [1] [2] provides high-level task based parallelism intended to hide sof

Criado por Alex (Intel) Última atualização em 01/08/2019 - 09:30
Mensagem de blog

Power Configuration Part 0: Introduction: Yikes, there is a lot that is not documented

I was hoping to write a brief two part overview of how to configure the various power settings for the Intel® Xeon Phi™ coprocessor.

Criado por Última atualização em 06/07/2019 - 17:00