Extensões Intel® de sincronização transacional

Exposing Processor Features to Dynamic Languages

Intel® for its part invests countless hours and billions of transistors to add features in our silicon products which will speed up people's lives. If only they knew how to take advantage of it! Part of our job in dynamic languages is what I call "putting the cookies on the bottom shelf". Make this advanced technology easily consumable, and show you the value of it so you can be sure to use it.

Analyzing Intel® SDE's TSX-related log data for capacity aborts

Starting with version 7.12.0, Intel® SDE has Intel® TSX-related instruction and memory access logging features which can be useful for debugging Intel® TSX's capacity aborts. With the log data from the Intel SDE you can diagnose cache set population to determine if there is non-uniform cache set usage causing capacity overflows. A refined log data may be used to further diagnose the source of the aborts.

  • Desenvolvedores
  • Parceiros
  • Estudantes
  • Apple OS X*
  • Linux*
  • Microsoft Windows* (XP, Vista, 7)
  • Microsoft Windows* 8.x
  • Unix*
  • Servidor
  • Python*
  • Avançado
  • Intel® Software Development Emulator
  • Extensões Intel® de sincronização transacional
  • Intel Transactional Synchronization Extensions (Intel TSX)
  • Intel SDE
  • Restricted Transactional Memory (RTM)
  • Depuração
  • Ferramentas de desenvolvimento
  • Processador Intel® Core™
  • Código aberto
  • Otimização
  • Computação paralela
  • Thread
  • Contrato de licença: 

    What's new? - Intel® VTune™ Amplifier XE 2015

    Intel® VTune™ Amplifier XE 2015

    A performance profiler for serial and parallel performance analysis. Overviewtrainingsupport.

    New for the initial 2015 release! (Recommended for all users)

    As compared to 2013 SP1

    All Operating Systems

  • Desenvolvedores
  • Apple OS X*
  • Linux*
  • Microsoft Windows* (XP, Vista, 7)
  • Microsoft Windows* 8.x
  • .NET*
  • C#
  • C/C++
  • Fortran
  • Java*
  • Avançado
  • Principiante
  • Intermediário
  • Intel® VTune™ Amplifier
  • Extensões Intel® de sincronização transacional
  • OpenCL*
  • Web Resources about Intel® Transactional Synchronization Extensions

    Short URL for this page: www.intel.com/software/tsx

    In this blog I list useful technical resources related to Intel® Transactional Synchronization Extensions (Intel TSX). I will try to keep the list up-to-date as new material becomes available (subscribe to this page below to get update notifications per email).

    Basic information:

    Using Intel® TSX with VTune(TM) Amplifier XE 2015 Beta to measure transaction time & abort in your code?

    When the user develops multithreaded applications, the user should protect critical (sensitive) code area called by threads, so threads access shared memory without data conflict. Most of time, the user might use critical_section, mutex, semaphore, atomic, events, or other “locks” to protect critical code area and let them not re-enterable.

    TSX anti patterns in lock elision code

    Lock elision is a new way to scale programs. It requires following some rules for correctness and good performance. The basic rules are documented in the SDM, chapter 15, and the OPT-GUIDE, chapter 11.

  • Desenvolvedores
  • Professores
  • Estudantes
  • Linux*
  • C/C++
  • Avançado
  • TSX
  • Multi-threading
  • Extensões Intel® de sincronização transacional
  • Otimização
  • Assine o Extensões Intel® de sincronização transacional