Фильтры

Article

Single-Producer/Single-Consumer Queue

Unbounded single-producer/single-consumer queue. Internal non-reducible cache of nodes is used. Dequeue operation is always wait-free. Enqueue operation is wait-free in common case. No atomic RMW operations nor heavy memory fences are used.
Автор: Dmitry Vyukov Последнее обновление: 12.12.2018 - 18:00
Article

Improving Averaging Filter Performance Using Intel® Cilk™ Plus

Intel® Cilk™ Plus is an extension to the C and C++ languages to support data and task parallelism.  It provides three new keywords to i

Автор: Anoop M. (Intel) Последнее обновление: 12.12.2018 - 18:00
Article

Eight Optimizations for 3-Dimensional Finite Difference (3DFD) Code with an Isotropic (ISO)

This article describes how to implement and optimize a three-dimension isotropic kernel with finite differences to run on the Intel® Xeon® Processor and Intel® Xeon Phi™.
Автор: Cédric ANDREOLLI (Intel) Последнее обновление: 06.07.2019 - 16:40
Article

Putting Your Data and Code in Order: Optimization and Memory – Part 1

This series of two articles discusses how data and memory layout affect performance and suggests specific steps to improve software performance. The basic steps shown in these two articles can yield significant performance gains. These two articles are designed at an intermediate level. It is assumed the reader desires to optimize software performance using common C, C++ and Fortran* programming...
Автор: David M. Последнее обновление: 12.12.2018 - 18:00
Article

Code Sample: Allocate Memory Efficiently on an Intel® Xeon Phi™ Processor

How to efficiently use Multi-Channel DRAM (MCDRAM) and synchronous dynamic random-access memory.
Автор: Mike P. (Intel) Последнее обновление: 06.07.2019 - 16:40
Article

整理您的数据和代码: 优化和内存 — 第 1 部分

This series of two articles discusses how data and memory layout affect performance and suggests specific steps to improve software performance. The basic steps shown in these two articles can yield significant performance gains. These two articles are designed at an intermediate level. It is assumed the reader desires to optimize software performance using common C, C++ and Fortran* programming...
Автор: David M. Последнее обновление: 12.12.2018 - 18:00
Article

Improve Application Performance on an Intel® Xeon Phi™ Processor

Learn techniques for vectorizing code, adding thread-level parallelism, and enabling memory optimization.
Автор: Nguyen, Loc Q (Intel) Последнее обновление: 14.06.2019 - 11:50
Блоги

Debug Intel® Transactional Synchronization Extensions

If printf or fprintf functions cause transaction aborts, use Intel® Processor Trace as a work-around.
Автор: Roman Dementiev (Intel) Последнее обновление: 04.07.2019 - 17:00
Article

Monte-Carlo simulation on Asian Options Pricing

This is an exercise in performance optimization on heterogeneous Intel architecture systems based on multi-core processors and manycore (MIC) coprocessors.
Автор: Mike P. (Intel) Последнее обновление: 21.03.2019 - 12:00
Article

Direct N-body Simulation

Exercise in performance optimization on Intel Architecture, including Intel® Xeon Phi™ processors.
Автор: Mike P. (Intel) Последнее обновление: 21.03.2019 - 12:00