Фильтры

Блоги

Visual Studio 2010 Built-in CPU Acceleration

Writing the sample code for this post I was amazed myself to see how simple it was to reach over 20 times performance improvement with so little effort.   

Автор: Последнее обновление: 12.12.2018 - 18:00
Article

OpenMP* and the Intel® IPP Library

How to configure OpenMP in the Intel IPP library to maximize multi-threaded performance of the Intel IPP primitives.
Автор: Последнее обновление: 31.07.2019 - 14:30
Article

Accelerating Financial Applications on Intel® architecture

Learn more about an in-depth analysis of code modernization performance conducted by optimizing original CPU code and re-running tests on the latest GPU/CPU hardware.
Автор: George Raskulinec (Intel) Последнее обновление: 06.07.2019 - 16:40
Article

What is Code Modernization?

Modern high performance computers are built with a combination of resources including:

Автор: Mike P. (Intel) Последнее обновление: 06.07.2019 - 16:30
Article

基于英特尔® 架构加速金融应用

下载 PDF

Автор: George Raskulinec (Intel) Последнее обновление: 06.07.2019 - 16:40
Article

Fast Gathering-based SpMxV for Linear Feature Extraction

This algorithm can be used to improve sparse matrix-vector and matrix-matrix multiplication in any numerical computation. As we know, there are lots of applications involving semi-sparse matrix computation in High Performance Computing. Additionally, in popular perceptual computing low-level engines, especially speech and facial recognition, semi-sparse matrices are found to be very common....
Автор: Последнее обновление: 12.12.2018 - 18:00
Article

Get a Helping Hand from the Vectorization Advisor

Learn practical tips for using the vectorization advisor, which is part of Intel® Advisor.
Автор: Последнее обновление: 06.07.2019 - 16:40
Article

High-Performance, Modern Code Optimizations for Computational Fluid Dynamics

Modern server farms consist of a large number of heterogeneous, energy-efficient, and very high-performance computing nodes connected with each other through a high-bandwidth network interconnect. Such systems pose one of the biggest challenges for engineers and scientists today: how to solve complex, real-world problems by efficiently using the enormous computational horsepower available from...
Автор: Последнее обновление: 06.07.2019 - 16:40
Article

评估使用 HEP 工作负载的多核平台的能效和性能

As Moore’s Law drives the silicon industry towards higher transistor counts, processor designs are becoming more and more complex. The area of development includes core count, execution ports, vector units, uncore architecture and finally instruction sets. This increasing complexity leads us to a place where access to the shared memory is the major limiting factor, resulting in feeding the cores...
Автор: Mike P. (Intel) Последнее обновление: 06.07.2019 - 16:40
Article

Case Study: Optimized Code for Neural Cell Simulations

One of the Intel® Modern Code Developer Challenge winners, Daniel Falguera, describes many of the optimizations he implemented and why some didn't work.
Автор: Последнее обновление: 06.07.2019 - 16:40