MIC

Performance BKMs: Introduction and Super-secret Intel Tools

At SC13 (Super Computing 2013)*, someone commented that Intel seems to have some super-secret set of tricks in its pocket, allowing us to optimize “far beyond those of mortal man”+. We don’t really have any super-secret tricks. Even if we did, we wouldn’t use them. We want mortal man (you) to be able to reproduce whatever we do. It is also in our business interest to insure that you can optimize on Intel hardware to the fullest extent possible.

BKMs on the use of the SIMD directive

We had an ask from one of the various “Birds of a Feather” meetings Intel® holds at venues such as at the Super Computing* (SC) and International Super Computing* (ISC) conferences. The customer wanted to know BKMs (Best Known Methods) on the proper usage of the new OpenMP* 4.0 / Intel® Cilk™ Plus SIMD directive. I volunteered to create such a list. Investigating the topic more thoroughly, I discovered that there is already a vast amount of resources on vectorization and the use of the SIMD directive.

Resource Guide for Intel® Xeon Phi™ Coprocessor Administrators

This article makes recommendations for how an administrator can get up to speed quickly on the Intel® Many Integrated Core (Intel® MIC) Architecture. This article is 1 of 3: For the Administrator, for the Developer, and for the Investigator. Someone who will administer and support a set of machines (individual/cluster) containing coprocessors. The assumption is that the following topics are of most interest to him. Administrative tools and configurations for the Intel Manycore Platform Software Stack (Intel MPSS) Technical support services Library support Language support Network infrastructure Installation documentation Cluster administration and FAQ Scripting support
  • Разработчики
  • Профессорский состав
  • Студенты
  • Linux*
  • Microsoft Windows* (XP, Vista, 7)
  • Microsoft Windows* 8
  • Сервер
  • C/C++
  • Fortran
  • Продвинутый
  • server
  • Parallel Programming
  • Taylor Kidd
  • Intel Xeon Phi Coprocessor
  • MIC
  • Knights Corner
  • manycore
  • Many Core
  • KNC
  • Кластерные вычисления
  • Отладка
  • Инструменты для разработки
  • Intel® Many Integrated Core Architecture
  • Параллельные вычисления
  • Портирование
  • Resource Guide for Intel® Xeon Phi™ Coprocessor Developers

    This article makes recommendations for how a developer can get up to speed quickly on the Intel® Many Integrated Core (Intel® MIC) Architecture. This is one of three articles: For the Administrator, for the Developer, and for the Investigator. Who is a Developer? Someone who will be programming on an Intel Many Integrated Core (Intel MIC) architecture. The assumption is that they are most interested in: Brief Introduction to the Intel MIC development environment Programming models Hardware architecture Software stack Coprocessor specific drivers and tools – Intel Manycore Platform Software Stack (Intel MPSS) Compilers Libraries Tools Examples and tutorials SW Developer’s Guide Programmer’s Guide Optimization Guide Getting help and other support
  • Разработчики
  • Профессорский состав
  • Студенты
  • Linux*
  • Сервер
  • C/C++
  • Fortran
  • Продвинутый
  • server
  • Parallel Programming
  • Taylor Kidd
  • Intel Xeon Phi Coprocessor
  • MIC
  • Knights Corner
  • manycore
  • Many Core
  • KNC
  • Кластерные вычисления
  • Intel® Many Integrated Core Architecture
  • Параллельные вычисления
  • Энергоэффективность
  • WRF Conus2.5km on Intel® Xeon Phi™ Coprocessors and Intel® Xeon® processors in Symmetric Mode

    Overview

    This document demonstrates the best methods to obtain, build and run the WRF model on multiple nodes in symmetric mode on Intel® Xeon Phi™ Coprocessors and Intel® Xeon processors. This document also describes the WRF software configuration and affinity settings to extract the best performance from multiple node symmetric mode operation when using Intel Xeon Phi Coprocessor and an Intel Xeon processor.

  • Xeon Phi
  • Phi
  • MIC
  • WRF
  • conus2.5km
  • Intel® Many Integrated Core Architecture
  • Intel® Xeon Phi™ coprocessor Power Management Turbo Part 3: How can I design my program to make use of turbo?

    Previous blogs on power management and a host of other power management resources can be found in, “List of Useful Power and Power Management Articles, Blogs and References” at http://software.intel.com/en-us/articles/list-of-useful-power-and-power-management-articles-blogs-and-references. See [LIST] below in the reference section.

    SO WHEN IS TURBO USEFUL

    Let us cut to the chase and ask the two most important questions:

    Подписаться на MIC