Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting http://www.intel.com/design/literature.htm.

Intel, the Intel logo, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 1997-2015, Intel Corporation. All Rights Reserved.
CHAPTER 5
INSTRUCTION SET REFERENCE, A-Z

5.1 Interpreting Instruction Reference Pages
  5.1.1 Instruction Format
  5.1.2 Opcode Column in the Instruction Summary Table
  5.1.3 Instruction Column in the Instruction Summary Table
  5.1.4 64/32 bit Mode Support column in the Instruction Summary Table
  5.1.5 CPUID Support column in the Instruction Summary Table
  5.1.5.1 Operand Encoding Column in the Instruction Summary Table
  5.2 Summary of Terms
  5.3 Ternary Bit Vector Logic Table
  5.4 Instruction SET Reference
  ADDPD—Add Packed Double-Precision Floating-Point Values
  ADDPS—Add Packed Single-Precision Floating-Point Values
  ADDSD—Add Scalar Double-Precision Floating-Point Values
  ADDSS—Add Scalar Single-Precision Floating-Point Values
  VALIGND/VALIGNQ—Align Doubleword/Quadword Vectors.
  VBLENDMD/VBLENDMQ—Blend Int32/Int64 Vectors Using an OpMask Control
  VPHBROADCAST—Load with Broadcast Floating-Point Data
  VPBROADCASTB/W/D/Q—Load with Broadcast Integer Data from General Purpose Register
  CMPPD—Compare Packed Double-Precision Floating-Point Values
  CMPPS—Compare Packed Single-Precision Floating-Point Values
  CMPSD—Compare Scalar Double-Precision Floating-Point Value
  CMPSS—Compare Scalar Single-Precision Floating-Point Value
  COMISO—Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
  COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS
  DIVPD—Divide Packed Double-Precision Floating-Point Values
  DIVPS—Divide Packed Single-Precision Floating-Point Values
  DIVSD—Divide Scalar Double-Precision Floating-Point Value
  DIVSS—Divide Scalar Single-Precision Floating-Point Values
  VCOMPRESSPD—Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory
  VCOMPRESSPS—Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory
  CVTDQ2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values
CVTDQ2PS—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values .......................... 5-103
CVTPD2DQ—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers ................. 5-106
CVTPD2PS—Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point
Values ................................................................................................................................. 5-110
CVTPD2UQD—Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers .................................................. 5-114
CVTPD2UQQ—Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers .. 5-118
CVTPH2PS—Convert 16-bit FP values to Single-Precision FP values ................................................................. 5-120
CVTPS2PH—Convert Single-Precision FP value to 16-bit FP value ................................................................. 5-123
CVTPS2DQ—Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values ................................................. 5-127
CVTPS2UDQ—Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer
Values ..................................................................................................................................... 5-130
CVTPS2UQQ—Convert Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values .............................. 5-132
CVTPS2UQD—Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer
Values ..................................................................................................................................... 5-134
CVTQP2D—Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values ................. 5-136
CVTQP2PS—Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values ................... 5-139
CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer ............................ 5-141
CVTSD2USI—Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer ................ 5-143
CVTSD2SS—Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value . 5-145
CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value ............................... 5-149
CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value ............................... 5-151
CVTSS2SD—Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value . 5-153
CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer .............................. 5-155
CVTSS2USI—Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer ............... 5-157
CVTTPO2DQ—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword
Integers .................................................................................................................................... 5-159
CVTTPO2UDQ—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned
Doubleword Integers ................................................................................................................. 5-162
CVTTPO2UQQ—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned
Quadword Integers .................................................................................................................... 5-164
CVTTPS2DO—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword
Integer Values ............................................................................................................................ 5-166
CVTTPS2UDQ—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned
Doubleword Integer Values ........................................................................................................ 5-168
CVTTPS2UQQ—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Quadword
Integer Values ............................................................................................................................ 5-171
CVTTPS2UQD—Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned
Quadword Integer Values .............................................................................................................. 5-173
CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer ............. 5-175
CVTTS2USI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer ............. 5-177
CVTTS2SS—Convert with Truncation Scalar Single-Precision Floating-Point Value to Scalar Single-Precision
Floating-Point Value .................................................................................................................. 5-179
CVTUDQ2PD—Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values 5-180
CVTUDQ2PS—Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values 5-182
CVTUQQ2PD—Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values 5-184
CVTUQQ2PS—Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values 5-186
CVTUSH2SD—Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value ............................... 5-188
CVTUSH2SS—Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value ............................... 5-190
CVTUSH2USI—Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value ............................... 5-192
VDBPSADBW—Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes ............................... 5-194
VEXPANDP—Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory ....................... 5-196
VEXPANDPS—Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory ....................... 5-198
VEXTRACTF128/VEXTRACTF32x4/VEXTRACTF64x2/VEXTRACTF32x8/VEXTRACTF64x4—Extract Packed
Floating-Point Values .............................................................................................................. 5-200
VEXTRACTI128/VEXTRACTI32x4/VEXTRACTI64x2/VEXTRACTI32x8/VEXTRACTI64x4—Extract packed Integer
VGETMANTPD—Extract Float64 Vector of Normalized Mantissas from Float64 Vector...5-364
VGETEXPSS—Convert Exponents of Scalar SP FP Values to SP FP Value...5-362
VGETEXPPS—Convert Exponents of Packed SP FP Values to SP FP Values...5-356
VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices...5-350
VFPCLASSSS—Tests Types Of a Scalar Float32 Values...5-339
VFMADD132PD/VFMADD213PD/VFMADD231PD—Fused Multiply-Add of Packed Double-Precision Floating-Point Values...5-231
VFMADD132PS/VFMADD213PS/VFMADD231PS—Fused Multiply-Add of Packed Single-Precision Floating-Point Values...5-237
VFMADD132SD/VFMADD213SD/VFMADD231SD—Fused Multiply-Add of Scalar Double-Precision Floating-Point Values...5-243
VFMADD132SS/VFMADD213SS/VFMADD231SS—Fused Multiply-Add of Scalar Single-Precision Floating-Point Values...5-249
VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD—Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values...5-256
VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS—Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values...5-263
VFMADDSUB132SD/VFMADDSUB213SD/VFMADDSUB231SD—Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values...5-270
VFMADDSUB132SS/VFMADDSUB213SS/VFMADDSUB231SS—Fused Multiply-Alternating Add/Subtract of Scalar Single-Precision Floating-Point Values...5-277
VFMSUB132PS/VFMSUB213PS/VFMSUB231PS—Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values...5-283
VFMSUB132PD/VFMSUB213PD/VFMSUB231PD—Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values...5-289
VFMSUB132SD/VFMSUB213SD/VFMSUB231SD—Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values...5-295
VFMSUB132SS/VFMSUB213SS/VFMSUB231SS—Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values...5-302
VFNMADD132PD/VFNADD213PD/VFNADD231PD—Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values...5-308
VFNMADD132PS/VFNADD213PS/VFNADD231PS—Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values...5-314
VFNMADD132SD/VFNADD213SD/VFNADD231SD—Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values...5-320
VFNMADD132SS/VFNADD213SS/VFNADD231SS—Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values...5-326
VFNMADD132SD/VFNMSUB213SD/VFNMSUB231SD—Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values...5-332
VFNMADD132PS/VFNMSUB213PS/VFNMSUB231PS—Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values...5-338
VFNMADD132SS/VFNMSUB213SS/VFNMSUB231SS—Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values...5-344
VFNMADD132PD/VFPCLASSPD—Tests Types Of a Packed Float64 Values...5-350
VFNMADD132PS/VFPCLASSPS—Tests Types Of a Packed Float32 Values...5-356
VFNMADD132SS/VFPCLASSSS—Tests Types Of a Scalar Float32 Values...5-362
VPGATHERDD/VPGATHERQD—Gather Packed Dword, Packed Qword with Signed Dword Indices...5-341
VPGATHERDD/VPGATHERQD—Gather Packed Dword, Packed Qword with Signed Qword Indices...5-347
VGETEXPFPD—Convert Exponents of Packed DP FP Values to DP FP Values...5-353
VGETEXPFP—Convert Exponents of Packed SP FP Values to SP FP Values...5-356
VGETEXPSP—Convert Exponents of Scalar DP FP Values to DP FP Values...5-359
VGETEXPSS—Convert Exponents of Scalar SP FP Values to SP FP Values...5-362
VGETMANTPD—Extract Float64 Vector of Normalized Mantissas from Float64 Vector...5-364
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>VGETMANS — Extract Float32 Vector of Normalized</td>
<td>5-368</td>
</tr>
<tr>
<td>Mantissas from Float32 Vector</td>
<td></td>
</tr>
<tr>
<td>VGETMANTSD — Extract Float64 of Normalized</td>
<td>5-371</td>
</tr>
<tr>
<td>Mantissas from Float64 Scalar</td>
<td></td>
</tr>
<tr>
<td>VGETMANTSS — Extract Float32 Vector of Normalized</td>
<td>5-373</td>
</tr>
<tr>
<td>Mantissa from Float32 Vector</td>
<td></td>
</tr>
<tr>
<td>VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4 — Insert Packed Floating-Point</td>
<td>5-375</td>
</tr>
<tr>
<td>Values</td>
<td></td>
</tr>
<tr>
<td>INSERTPS — Insert Packed Integer Values</td>
<td>5-379</td>
</tr>
<tr>
<td>MAXPD — Maximum of Packed Double-Precision</td>
<td>5-382</td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MAXPS — Maximum of Packed Single-Precision</td>
<td>5-389</td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MAXSD — Return Maximum Scalar Double-Precision</td>
<td>5-392</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>MAXSS — Return Maximum Scalar Single-Precision</td>
<td>5-394</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>MINPD — Minimum of Packed Double-Precision</td>
<td>5-396</td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MINPS — Minimum of Packed Single-Precision</td>
<td>5-399</td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MINSD — Return Minimum Scalar Double-Precision</td>
<td>5-402</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>MINSS — Return Minimum Scalar Single-Precision</td>
<td>5-404</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>MOVAPD — Move Aligned Packed Double-Precision</td>
<td>5-406</td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVAPS — Move Aligned Single-Precision Floating-</td>
<td>5-410</td>
</tr>
<tr>
<td>Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVQ/MOVQ — Move Doubleword and Quadword</td>
<td>5-414</td>
</tr>
<tr>
<td>MOVQ — Move Quadword</td>
<td>5-417</td>
</tr>
<tr>
<td>MOVDDUP — Replicate Double FP Values</td>
<td>5-420</td>
</tr>
<tr>
<td>MOVQDA,MOVQDA32/64 — Move Aligned Packed</td>
<td>5-423</td>
</tr>
<tr>
<td>Integer Values</td>
<td></td>
</tr>
<tr>
<td>MOVQDVQ,MOVQDVQ16/32/64 — Move Unaligned Packed</td>
<td>5-428</td>
</tr>
<tr>
<td>Integer Values</td>
<td></td>
</tr>
<tr>
<td>MOVHLPS — Move Packed Single-Precision Floating-</td>
<td>5-435</td>
</tr>
<tr>
<td>Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVHPD — Move High Packed Double-Precision</td>
<td>5-437</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>MOVHPS — Move High Packed Single-Precision</td>
<td>5-439</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVLDQ/MOVNDQA — Load Double Quadword</td>
<td>5-443</td>
</tr>
<tr>
<td>Non-Temporal Aligned Hint</td>
<td></td>
</tr>
<tr>
<td>MOVNTDQA — Load Double Quadword Non-Temporal</td>
<td>5-447</td>
</tr>
<tr>
<td>Aligned Hint</td>
<td></td>
</tr>
<tr>
<td>MOVNTDQ — Store Packed Integers Using Non-Temporal</td>
<td>5-449</td>
</tr>
<tr>
<td>Hint</td>
<td></td>
</tr>
<tr>
<td>MOVNTDQ — Store Packed Double-Precision Floating-</td>
<td>5-451</td>
</tr>
<tr>
<td>Point Values Using Non-Temporal Hint</td>
<td></td>
</tr>
<tr>
<td>MOVNTPS — Store Packed Single-Precision Floating-</td>
<td>5-453</td>
</tr>
<tr>
<td>Point Values Using Non-Temporal Hint</td>
<td></td>
</tr>
<tr>
<td>MOVSD — Move or Merge Scalar Double-Precision</td>
<td>5-455</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>MOVSHDUP — Replicate Single FP Values</td>
<td>5-458</td>
</tr>
<tr>
<td>MOVSLDUP — Replicate Single FP Values</td>
<td>5-461</td>
</tr>
<tr>
<td>MOVSS — Move or Merge Scalar Single-Precision</td>
<td>5-464</td>
</tr>
<tr>
<td>Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>MOVUPD — Move Unaligned Packed Double-Precision</td>
<td>5-467</td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>MOVUPS — Move Unaligned Packed Single-Precision</td>
<td>5-471</td>
</tr>
<tr>
<td>Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>PSADBW — Compute Sum of Absolute Differences</td>
<td>5-475</td>
</tr>
<tr>
<td>MULPD — Multiply Packed Double-Precision Floating-Point Values</td>
<td>5-478</td>
</tr>
<tr>
<td>MULPS — Multiply Packed Single-Precision Floating-Point Values</td>
<td>5-481</td>
</tr>
<tr>
<td>MULSD — Multiply Scalar Double-Precision Floating-Point Value</td>
<td>5-484</td>
</tr>
<tr>
<td>MULSS — Multiply Scalar Single-Precision Floating-Point Values</td>
<td>5-486</td>
</tr>
<tr>
<td>ORPD — Bitwise Logical OR of Packed Double-Precision Floating-Point Values</td>
<td>5-488</td>
</tr>
<tr>
<td>ORPS — Bitwise Logical OR of Packed Single-Precision Floating-Point Values</td>
<td>5-491</td>
</tr>
<tr>
<td>PABSW/PABSW/PABSD/PABSQ — Packed Absolute Value</td>
<td>5-494</td>
</tr>
<tr>
<td>PACK/PAKSDW/PACKSSDw — Pack with Signed Saturation</td>
<td>5-500</td>
</tr>
<tr>
<td>PACKUSDW — Pack with Unsigned Saturation</td>
<td>5-508</td>
</tr>
<tr>
<td>PACKUSDW — Pack with Signed Saturation</td>
<td>5-513</td>
</tr>
<tr>
<td>PADD/DADD/PADD — Add Packed Integers</td>
<td>5-518</td>
</tr>
<tr>
<td>PACKSSDw — Add Packed Signed Integers with Signed Saturation</td>
<td>5-525</td>
</tr>
<tr>
<td>PADDSSPADDSS — Add Packed Signed Integers with Signed Saturation</td>
<td>5-529</td>
</tr>
<tr>
<td>PADDUS/PADDUSW — Add Packed Unsigned Integers</td>
<td>5-533</td>
</tr>
<tr>
<td>with Unsigned Saturation</td>
<td></td>
</tr>
<tr>
<td>PALIGNR — Byte Align</td>
<td>5-536</td>
</tr>
<tr>
<td>PAND — Logical AND</td>
<td>5-539</td>
</tr>
<tr>
<td>PANDN — Logical AND NOT</td>
<td>5-542</td>
</tr>
<tr>
<td>PAVGB/PAVGW — Average Packed Integers</td>
<td>5-546</td>
</tr>
<tr>
<td>VPBROADCAST — Broadcast Mask to Vector Register</td>
<td>5-548</td>
</tr>
<tr>
<td>PCMPGTEQ/PCEPQ/PCMPQD/PCMPGEQ — Compare Packed</td>
<td>5-555</td>
</tr>
<tr>
<td>Integers for Equality</td>
<td></td>
</tr>
<tr>
<td>PCMPGTB/PCMPGTBW/PCMPGT/D/PCMPGTQ — Compare</td>
<td></td>
</tr>
<tr>
<td>Packed Integers for Greater Than</td>
<td></td>
</tr>
</tbody>
</table>
VPCMPB/VPCMPUB—Compare Packed Byte Values Into Mask............................................ 5-562
VPCMPD/VPCMPUD—Compare Packed Integer Values Into Mask...................................... 5-565
VPCMPQ/VPCMPUQ—Compare Packed Integer Values Into Mask...................................... 5-568
VPCMPQ/VPCMPUQ—Compare Packed Word Values Into Mask........................................... 5-571
VCOMPRESSD—Store Sparse Packed Doubleword Integer Values Into Dense Memory/Register .... 5-574
VCOMPRESSQ—Store Sparse Packed Quadword Integer Values Into Dense Memory/Register .... 5-576
VCONFLICTQ/Q—Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/Register. 5-578
VPERMB—Permute Packed Bytes Elements ........................................................................... 5-581
VPERMD/VPERMW—Permute Packed Doublewords/Words Elements ................................... 5-583
VPERM2B—Full Permute of Bytes From Two Tables Overwriting the Index ......................... 5-586
VPERM2D/V/Q/P/D—Full Permute From Two Tables Overwriting the Index ......................... 5-588
VPERM2T2B—Full Permute of Bytes From Two Tables Overwriting a Table ......................... 5-594
See Exceptions Type E4NF.nb.......................................................................................... 5-595
VPERMT2W/D/Q/P/S/P—Full Permute From Two Tables Overwriting one Table ................. 5-596
VPERMILPS—Permute In-Lane of Pairs of Double-Precision Floating-Point Values ......... 5-602
VPERMILPD—Permute In-Lane of Quadruples of Single-Precision Floating-Point Values .. 5-607
VPERMILPD—Permute Double-Precision Floating-Point Elements .................................... 5-612
VPERMILPS—Permute Single-Precision Floating-Point Elements ....................................... 5-615
VPERMQ—Words Element Permutation ................................................................................. 5-618
VPEXPANDD—Load Sparse Packed Doubleword Integer Values from Dense Memory/Register 5-621
VPEXPANDQ—Load Sparse Packed Quadword Integer Values from Dense Memory/Register ... 5-623
PEXTRB/PEXTRW/PEXTRD/PEXTRQ—Extract Integer ......................................................... 5-625
VPLZCNTD/Q—Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values 5-628
PMADDUBSW—Multiply and Add Packed Integers ............................................................... 5-631
PMADDWD—Multiply and Add Packed Integers .................................................................. 5-633
PINSRB/PINSRW/PINSRD/PINSRQ—Insert Integer ............................................................. 5-636
VPMADD256Q—Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators. ................................................................. 5-640
VPMADD256Q—Packed Multiply of Unsigned Integer and Add the High 52-bit Products to 64-bit Accumulators' ................................................................. 5-642
PMASSB/PMASSW/PMASSD/PMASSQ—Maximum of Packed Signed Integers ................. 5-644
PMAUUB/PMAUW—Maximum of Packed Unsigned Integers .............................................. 5-651
PMAUUD/PMAUXQ—Maximum of Packed Unsigned Integers ........................................... 5-655
PMINSB/PMINSW—Minimum of Packed Signed Integers .................................................... 5-659
PMINSD/PMINSQ—Minimum of Packed Signed Integers .................................................... 5-663
PMINUB/PMINUW—Minimum of Packed Unsigned Integers ............................................. 5-667
PMINUD/PMINUL—Minimum of Packed Unsigned Integers .............................................. 5-671
VPMOVDB/VPMOVQ2D/VPMOVQ2W—Convert a Mask Register to a Vector Register ........... 5-675
VPMOVB2M/VPMOVB2W/VPMOVB2D/VPMOVB2Q—Convert a Vector Register to a Mask .... 5-678
VPMOVQB/VPMOVQSB/VPMOVQUSB—Down Convert Qword to Byte ........................................ 5-681
VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert Qword to Word ................................. 5-685
VPMOVQD/VPMOVSQD/VPMOVUSQD—Down Convert Qword to Dword ................................. 5-689
VPMOVD/VPMOVSDB/VPMOVSDB—Down Convert Dword to Byte ....................................... 5-693
VPMOVD/W/VPMOVSDB/VPMOVUSDW—Down Convert Dword to Word .............................. 5-697
VPMOVWB/VPMOVSWB/VPMOVUSWB—Down Convert Word to Byte ................................. 5-701
PMOVSX—Packed Move with Sign Extend ............................................................................. 5-705
PMOVSX—Packed Move with Zero Extend ............................................................................ 5-715
PMULDQ—Multiply Packed Doubleword Integers ................................................................. 5-724
PMULHRSW—Multiply Packed Unsigned Integers with Round and Scale ......................... 5-727
PMULHUW—Multiply Packed Signed Integers and Store High Result ................................. 5-730
PMULHUW—Multiply Packed Integers and Store High Result ........................................... 5-733
PMULDQ/PMULLQ—Multiply Packed Integers and Store Low Result ................................. 5-736
PMULLW—Multiply Packed Integers and Store Low Result .................................................. 5-740
VPMULSHIFTQB—Select Packed Unaligned Bytes from Quadword Sources .................... 5-743
PMULUQ—Multiply Packed Unaligned Doubleword Integers ............................................... 5-745
POR—Bitwise Logical Or ...................................................................................................... 5-748
PROLD/PROLVD/PROLQ/PROLVQ—Bit Rotate Left ............................................................ 5-751
PROU/PROR/PROQ/PROVQ—Bit Rotate Right ................................................................. 5-755
VPSCATTERD/VPCATTERQD/VPCATTERQD/VPCATTERQQ—Scatter Packed Dword, Packed Qword with Signed
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSHUFH—I</td>
<td>Shuffle Packed High Words</td>
</tr>
<tr>
<td>PSHUFLW—L</td>
<td>Shuffle Packed Low Words</td>
</tr>
<tr>
<td>PSUBD—D</td>
<td>Subtract Packed Double-Precision Floating-Point Values</td>
</tr>
<tr>
<td>SUBSS—S</td>
<td>Subtract Scalar Single-Precision Floating-Point Value</td>
</tr>
<tr>
<td>SUBSD—D</td>
<td>Subtract Scalar Double-Precision Floating-Point Value</td>
</tr>
<tr>
<td>SUBPS—S</td>
<td>Subtract Packed Single-Precision Floating-Point Values</td>
</tr>
<tr>
<td>VRSQRT14D</td>
<td>Compute Approximate Reciprocals of Packed Float32 Values</td>
</tr>
<tr>
<td>VSCALEFSD—</td>
<td>Scale Packed Float64 Values With Float64 Values</td>
</tr>
<tr>
<td>VRCP14D</td>
<td>Compute Approximate Reciprocals of Packed Float64 Values</td>
</tr>
<tr>
<td>VPERM256</td>
<td>Permute Packed 256-bit Values</td>
</tr>
<tr>
<td>VPERM128</td>
<td>Permute Packed 128-bit Values</td>
</tr>
<tr>
<td>VPACCSS</td>
<td>Permute Packed Contraction of Signs</td>
</tr>
<tr>
<td>VRSQRT14P</td>
<td>Compute Approximate Reciprocals of Square Roots of Packed Float32 Values</td>
</tr>
<tr>
<td>VSCALEFPD—</td>
<td>Scale Packed Float64 Values With Float64 Values</td>
</tr>
<tr>
<td>VRNDSCALEP</td>
<td>Round Packed Float64 Values To Include A Given Number Of Fraction Bits</td>
</tr>
<tr>
<td>VSCALEFSS—</td>
<td>Scale Scalar Float32 Value With Float32 Value</td>
</tr>
<tr>
<td>VRANGEP</td>
<td>Range Restriction Calculation For Packed Pairs of Float64 Values</td>
</tr>
<tr>
<td>VRANGES</td>
<td>Range Restriction Calculation For Packed Pairs of Float32 Values</td>
</tr>
<tr>
<td>VRANGED</td>
<td>Range Restriction Calculation From a Pair of Scalar Float64 Values</td>
</tr>
<tr>
<td>VRANGESS</td>
<td>Range Restriction Calculation From a Pair of Scalar Float32 Values</td>
</tr>
<tr>
<td>VPSRAVW/VPSRAVD/VPSRAVQ—</td>
<td>Variable Bit Shift Right Arithmetic</td>
</tr>
<tr>
<td>PSHUFLW—L</td>
<td>Shuffle Packed Low Words</td>
</tr>
<tr>
<td>PSHUFH—I</td>
<td>Shuffle Packed High Words</td>
</tr>
<tr>
<td>PSHUF—P</td>
<td>Packed Shuffle Bytes</td>
</tr>
<tr>
<td>PSLLW/PSLDDL/PSLQ—L</td>
<td>Bit Shift Left</td>
</tr>
<tr>
<td>PSRAW/PSRAD/PSRAQ—</td>
<td>Bit Shift Arithmetic Right</td>
</tr>
<tr>
<td>PSRLDQ—Q</td>
<td>Byte Shift Right</td>
</tr>
<tr>
<td>VPSLLW/VPSLLVD/VPSLLQ—</td>
<td>Variable Bit Shift Left Logical</td>
</tr>
<tr>
<td>VPSRLW/VPSRLVD/VPSRLQ—</td>
<td>Variable Bit Shift Right Logical</td>
</tr>
<tr>
<td>VXOR—X</td>
<td>Bitwise Exclusive Or</td>
</tr>
<tr>
<td>VPXOR—X</td>
<td>Bitwise Exclusive Or</td>
</tr>
<tr>
<td>VPERM256</td>
<td>Permute Packed 256-bit Values</td>
</tr>
<tr>
<td>VPERM128</td>
<td>Permute Packed 128-bit Values</td>
</tr>
<tr>
<td>VPACCSS</td>
<td>Permute Packed Contraction of Signs</td>
</tr>
</tbody>
</table>

Ref. # 319433-023
CHAPTER 6
INSTRUCTION SET REFERENCE - OPMASK

6.1 MASK INSTRUCTIONS

KADW/KADB/KADD/KADD—ADD Two Masks .................................................. 6-1
KANDW/KANDB/KANDQ/KANDD—Bitwise Logical AND Masks ........................... 6-3
KANDBW/KANDBQ/KANDBD/KANDBQD—Bitwise AND NOT Masks ...................... 6-4
KMOVW/KMOVQ/KMOVQ/KMVO—Move from and to Mask Registers ................. 6-5
KUNPCKBW/KUNPCKBD/KUNPCKQ/D—Unpack for Mask Registers ..................... 6-7
KNOTW/KNOTB/KNOTQ/KNOTD—NOT Mask Register .................................. 6-8
KORW/KORB/KORD/KORQ—Bitwise Logical OR Masks ................................. 6-9
KTESTW/KTESTB/KTESTQ/KTESTD—Packed Bit Test Masks and Set Flags ........ 6-10
KSHIFTRW/KSHIFTRB/KSHIFTRQ/KSHIFTRD—Shift Right Mask Registers ........ 6-12
KSHIFTLW/KSHIFTLB/KSHIFTLQ/KSHIFTLD—Shift Left Mask Registers .......... 6-12
KXNORW/KXNORB/KXNORQ/KXNORD—Bitwise Logical XNOR Masks .............. 6-15
KXORW/KXORB/KXORQ/KXORD—Bitwise Logical XOR Masks ........................ 6-19

CHAPTER 7
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

7.1 Detection of 512-bit Instruction Extensions ............................................. 7-1
7.2 Instruction Set Reference ......................................................................... 7-2

VEX2PD—Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error ........................................... 7-3
VEX2PS—Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Error ...................................... 7-5
VRCP28PD—Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error ........................................ 7-7
VRCP28PD—Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error ...................................... 7-9
VRCP28SS—Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error ........................................ 7-11
VRCP28SS—Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error ........................................ 7-13
VRSQRT28PD—Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error ...................... 7-15
VRSQRT28PD—Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error ...................... 7-17
VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error ...................... 7-19
VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error ...................... 7-21

VGETHERPFDPS/VGETHERPFOQPS/VGETHERPFOQPS/VGETHERPFOQPS—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint ......... 7-23
VGETHERPFDPS/VGETHERPFDPS/VGETHERPFDPS/VGETHERPFDPS—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint ..... 7-25
VSCATTERPFDPS/VSCATTERPFOQPS/VSCATTERPFOQPS/VSCATTERPFOQPS—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write ..................... 7-27
VSCATTERPFDPS/VSCATTERPFDPS/VSCATTERPFDPS/VSCATTERPFDPS—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write ..................... 7-29
CHAPTER 8
INTEL® SHA EXTENSIONS
8.1 Overview ................................................................. 8-1
8.2 Detection of Intel SHA Extensions ........................................ 8-1
8.2.1 Common Transformations and Primitive Functions ................. 8-1
8.3 SHA Extensions Reference ................................................. 8-2
  SHA1RNDs4—Perform Four Rounds of SHA1 Operation ....................... 8-3
  SHA1NEXTE—Calculate SHA1 State Variable E after Four Rounds ......... 8-5
  SHA1MSG1—Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords ................................. 8-5
  SHA1MSG2—Perform a Final Calculation for the Next Four SHA1 Message Dwords ................................. 8-6
  SHA256RNDs2—Perform Two Rounds of SHA256 Operation .................. 8-7
  SHA256MSG1—Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords ......................... 8-8
  SHA256MSG2—Perform a Final Calculation for the Next Four SHA256 Message Dwords ......................... 8-9

CHAPTER 9
ADDITIONAL NEW INSTRUCTIONS
9.1 Instruction Format ...................................................... 9-1
9.2 INSTRUCTION SET REFERENCE ..................................... 9-1
  PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to Write and T1 Hint ................................. 9-2

CHAPTER 10
MEMORY INSTRUCTIONS
10.1 Detection of New Instructions ........................................ 10-1
10.2 Persistent Memory .................................................... 10-1
10.2.1 Accessing Persistent Memory ..................................... 10-1
10.2.2 Managing Persistence ........................................... 10-1
10.3 Instruction Format .................................................... 10-2
  CLFLUSHOPT—Flush a Cache Line (THIS IS AN EXAMPLE) .................. 10-2
10.4 INSTRUCTION SET REFERENCE ..................................... 10-3
  CLFLUSHOPT—Flush a Cache Line Optimized ................................. 10-3
  CLWB—Cache Line Write Back ........................................ 10-4
  PCOMMIT—Persistent Commit .......................................... 10-6
10.5 Persistent Memory Configuration and Enumeration of Platform Support .... 10-7
10.6 PCOMMIT — Virtualization Support .................................. 10-8
10.7 PCOMMIT and SGX Interaction ....................................... 10-8
<table>
<thead>
<tr>
<th>PAGE</th>
<th>TABLES</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>512-bit Instruction Groups in the Intel AVX-512 Family</td>
</tr>
<tr>
<td>2-2</td>
<td>Feature flag Collection Required of 256/128 Bit Vector Lengths for Each Instruction Group</td>
</tr>
<tr>
<td>2-3</td>
<td>Instruction Mnemonics That Do Not Support EVEX.128 Encoding</td>
</tr>
<tr>
<td>2-4</td>
<td>Characteristics of Three Rounding Control Interfaces</td>
</tr>
<tr>
<td>2-5</td>
<td>Static Rounding Mode</td>
</tr>
<tr>
<td>2-6</td>
<td>SIMD Instructions Requiring Explicitly Aligned Memory</td>
</tr>
<tr>
<td>2-7</td>
<td>Instructions Not Requiring Explicit Memory Alignment</td>
</tr>
<tr>
<td>2-8</td>
<td>Information Returned by CPUID Instruction</td>
</tr>
<tr>
<td>2-9</td>
<td>Highest CPUID Source Operand for Intel 64 and IA-32 Processors</td>
</tr>
<tr>
<td>2-10</td>
<td>Processor Type Field</td>
</tr>
<tr>
<td>2-11</td>
<td>Feature Information Returned in the ECX Register</td>
</tr>
<tr>
<td>2-12</td>
<td>More on Feature Information Returned in the EDX Register</td>
</tr>
<tr>
<td>2-13</td>
<td>Encoding of Cache and TLB Descriptors</td>
</tr>
<tr>
<td>2-14</td>
<td>Structured Extended Feature Leaf, Function 0, EBX Register</td>
</tr>
<tr>
<td>2-15</td>
<td>Processor Brand String Returned with Pentium 4 Processor</td>
</tr>
<tr>
<td>2-16</td>
<td>Mapping of Brand Indices, and Intel 64 and IA-32 Processor Brand Strings</td>
</tr>
<tr>
<td>3-1</td>
<td>XCR0 Processor State Components</td>
</tr>
<tr>
<td>3-2</td>
<td>CR4 Bits for AVX-512 Foundation Instructions Technology Support</td>
</tr>
<tr>
<td>3-3</td>
<td>Layout of XSAVE Area For Processor Supporting YMM State</td>
</tr>
<tr>
<td>3-4</td>
<td>XSAVE Header Format</td>
</tr>
<tr>
<td>3-5</td>
<td>XSAVE Save Area Layout for YMM_Hi128 State (Ext_Save_Area_2)</td>
</tr>
<tr>
<td>3-6</td>
<td>XSAVE Save Area Layout for Opmask Registers</td>
</tr>
<tr>
<td>3-7</td>
<td>XSAVE Save Area Layout for ZMM State of the High 256 Bits of ZMM0-ZMM15 Registers</td>
</tr>
<tr>
<td>3-8</td>
<td>XSAVE Save Area Layout for ZMM State of ZMM16-ZMM31 Registers</td>
</tr>
<tr>
<td>3-9</td>
<td>XRSTOR Action on MXCSR, XMM Registers, YMM Registers</td>
</tr>
<tr>
<td>3-10</td>
<td>XSAVE Action on MXCSR, XMM, YMM Register</td>
</tr>
<tr>
<td>3-11</td>
<td>Processor Supplied Init Values XRSTOR May Use</td>
</tr>
<tr>
<td>4-1</td>
<td>EVEX Prefix Bit Field Functional Grouping</td>
</tr>
<tr>
<td>4-2</td>
<td>32-Register Support in 64-bit Mode Using EVEX with Embedded REX Bits</td>
</tr>
<tr>
<td>4-3</td>
<td>EVEX Encoding Register Specifiers in 32-bit Mode</td>
</tr>
<tr>
<td>4-4</td>
<td>Opmask Register Specifier Encoding</td>
</tr>
<tr>
<td>4-5</td>
<td>Compressed Displacement (DISP8*N) Affected by Embedded Broadcast</td>
</tr>
<tr>
<td>4-6</td>
<td>EVEX DISP8*N For Instructions Not Affected by Embedded Broadcast</td>
</tr>
<tr>
<td>4-7</td>
<td>EVEX Embedded Broadcast/Rounding/SAE and Vector Length on Vector Instructions</td>
</tr>
<tr>
<td>4-8</td>
<td>Opcode Independent, State Dependent EVEX Bit Fields</td>
</tr>
<tr>
<td>4-9</td>
<td>#UD Conditions of Operand-Encoding EVEX Prefix Bit Fields</td>
</tr>
<tr>
<td>4-10</td>
<td>#UD Conditions of Opmask Related Encoding Field</td>
</tr>
<tr>
<td>4-11</td>
<td>#UD Conditions Dependent on EVEX.b Context</td>
</tr>
<tr>
<td>4-12</td>
<td>EVEX-Encoded Instruction Exception Class Summary</td>
</tr>
<tr>
<td>4-13</td>
<td>EVEX Instructions in each Exception Class</td>
</tr>
<tr>
<td>4-14</td>
<td>Type E1 Class Exception Conditions</td>
</tr>
<tr>
<td>4-15</td>
<td>Type E1NF Class Exception Conditions</td>
</tr>
<tr>
<td>4-16</td>
<td>Type E2 Class Exception Conditions</td>
</tr>
<tr>
<td>4-17</td>
<td>Type E3 Class Exception Conditions</td>
</tr>
<tr>
<td>4-18</td>
<td>Type E3NF Class Exception Conditions</td>
</tr>
<tr>
<td>4-19</td>
<td>Type E4 Class Exception Conditions</td>
</tr>
<tr>
<td>4-20</td>
<td>Type E4NF Class Exception Conditions</td>
</tr>
<tr>
<td>4-21</td>
<td>Type E5 Class Exception Conditions</td>
</tr>
<tr>
<td>4-22</td>
<td>Type E5NF Class Exception Conditions</td>
</tr>
<tr>
<td>4-23</td>
<td>Type E6 Class Exception Conditions</td>
</tr>
<tr>
<td>4-24</td>
<td>Type E6NF Class Exception Conditions</td>
</tr>
<tr>
<td>4-25</td>
<td>Type E7 Class Exception Conditions</td>
</tr>
<tr>
<td>4-26</td>
<td>Type E7NF Class Exception Conditions</td>
</tr>
<tr>
<td>4-27</td>
<td>Type E9 Class Exception Conditions</td>
</tr>
<tr>
<td>4-28</td>
<td>Type E9NF Class Exception Conditions</td>
</tr>
</tbody>
</table>
Figure 1-1. 512-Bit Wide Vectors and SIMD Register Set .......................................................... 1-2
Figure 2-1. Procedural Flow of Application Detection of AVX-512 Foundation Instructions .................. 2-1
Figure 2-2. Procedural Flow of Application Detection of 512-bit Instruction Groups ............................... 2-2
Figure 2-3. Procedural Flow of Application Detection of Intel AVX-512 Instructions Operating at Vector Lengths < 512 ................................................................. 2-3
Figure 2-4. Version Information Returned by CPUID in EAX ...................................................... 2-22
Figure 2-5. Feature Information Returned in the ECX Register ..................................................... 2-24
Figure 2-6. Feature Information Returned in the EDX Register ..................................................... 2-26
Figure 2-7. Determination of Support for the Processor Brand String .............................................. 2-33
Figure 2-8. Algorithm for Extracting Maximum Processor Frequency ............................................... 2-34
Figure 3-1. Bit Vector and XCR0 Layout of Extended Processor State Components .............................. 3-2
Figure 4-1. AVX-512 Instruction Format and the EVEX Prefix ...................................................... 4-1
Figure 4-2. Bit Field Layout of the EVEX Prefix ............................................................................ 4-2
Figure 5-1. VBROADCASTSS Operation (VEX.256 encoded version) .............................................. 5-43
Figure 5-2. VBROADCASTSS Operation (VEX.128-bit version) ...................................................... 5-43
Figure 5-3. VBROADCASTSD Operation (VEX.256-bit version) ...................................................... 5-43
Figure 5-4. VBROADCASTTF128 Operation (VEX.256-bit version) .................................................. 5-43
Figure 5-5. VBROADCASTF64X4 Operation (512-bit version with writemask all 1s) ............................. 5-44
Figure 5-6. VPBROADCASTD Operation (VEX.256 encoded version) ............................................ 5-53
Figure 5-7. VPBROADCASTD Operation (128-bit version) ............................................................. 5-53
Figure 5-8. VPBROADCASTQ Operation (256-bit version) ............................................................ 5-54
Figure 5-9. VPBROADCASTT128 Operation (256-bit version) ....................................................... 5-54
Figure 5-10. VPBROADCASTT256 Operation (512-bit version) ................................................... 5-54
Figure 5-11. CVTDQ2PD (VEX.256 encoded version) ....................................................................... 5-101
Figure 5-12. VCVPD2DQ (VEX.256 encoded version) ....................................................................... 5-107
Figure 5-13. VCVPD2PS (VEX.256 encoded version) ....................................................................... 5-111
Figure 5-14. VCVPD2PS (128-bit Version) ...................................................................................... 5-121
Figure 5-15. VCVPD2PS (128-bit Version) ...................................................................................... 5-123
Figure 5-16. CVTPS2PD (VEX.256 encoded version) ....................................................................... 5-137
Figure 5-17. CVTPPS2PD (VEX.256 encoded version) ..................................................................... 5-137
Figure 5-18. 64-bit Super Block of SAD Operation in VDBPSADBW .................................................. 5-197
Figure 5-19. VFIXUPIMMPD Immediate Control Description ....................................................... 5-219
Figure 5-20. VFIXUPIMMPSD Immediate Control Description ..................................................... 5-223
Figure 5-21. VFIXUPIMMPSD Immediate Control Description ..................................................... 5-227
Figure 5-22. VFIXUPIMMPS Immediate Control Description ....................................................... 5-230
Figure 5-23. Imm8 Byte Specifier of Special Case FP Values for VFCLASSPD/SD/PS/SS .................. 5-332
Figure 5-24. VGETEXPPS Functionality On Normal Input values .................................................... 5-357
Figure 5-25. Imm8 Controls for VGETMANTPD/SD/PS/SS .......................................................... 5-364
Figure 5-26. VMOVDDUP Operation .............................................................................................. 5-421
Figure 5-27. MOVSHDUP Operation ............................................................................................... 5-459
Figure 5-28. MOVSLDUP Operation ............................................................................................... 5-461
Figure 5-29. 256-bit VPAALIGN Instruction Operation ................................................................. 5-534
Figure 5-30. VPERMILPD Operation .............................................................................................. 5-560
Figure 5-31. VPERMILPD Shuffle Control ...................................................................................... 5-560
Figure 5-32. VPERMILPS Operation ............................................................................................... 5-560
Figure 5-33. VPERMILPS Shuffle Control ...................................................................................... 5-560
Figure 5-34. 256-bit VPUSHUD Instruction Operation ................................................................. 5-713
Figure 5-35. 256-bit VPUNPCKHDLQ Instruction Operation ............................................................ 5-842
Figure 5-36. 128-bit PUNPCKLBW Instruction Operation using 64-bit Operands ................................. 5-851
Figure 5-37. 256-bit VPUNPCKLQD Instruction Operation ............................................................. 5-851
Figure 5-38. 256-bit VSUHFDP Operation of Four Pairs of DP FP Values ............................................ 5-865
Figure 5-39. 256-bit VSUHFPS Operation of Selection from Input Quadruplet and Pair-wise Interleaved Result ....................................................................................................... 5-870
Figure 5-40. Imm8 Controls for VRANGEPD/SD/PS/SS ............................................................... 5-897
Figure 5-41. Imm8 Controls for VREDUCEPD/SD/PS/SS ............................................................ 5-918
Figure 5-42. Imm8 Controls for VRNDSCALEPD/SD/PS/SS .......................................................... 5-928
Figure 5-43. VUNPKHPS Operation ............................................................................................... 5-977
1.1 ABOUT THIS DOCUMENT

This document describes the software programming interfaces of Intel® architecture instruction extensions for future Intel processor generations. The instruction set extensions cover a diverse range of application domains and programming usages. There are 512-bit SIMD vector instruction extensions, instruction set extensions targeting memory protection issues such as buffer overruns, and extensions targeting secure hash algorithm (SHA) accelerations like SHA1 and SHA256.

The 512-bit SIMD vector SIMD extensions, referred to as Intel® Advanced Vector Extensions 512 (Intel® AVX-512) instructions, deliver comprehensive set of functionality and higher performance than AVX and AVX2 family of instructions. AVX and AVX2 are covered in Intel® 64 and IA-32 Architectures Software Developer’s Manual sets. The reader can refer to them for basic and more background information related to various features referenced in this document.

The base of the 512-bit SIMD instruction extensions are referred to as Intel® Intel AVX-512 Foundation instructions. They include extensions of the AVX and AVX2 family of SIMD instructions but are encoded using a new encoding scheme with support for 512-bit vector registers, up to 32 vector registers in 64-bit mode, and conditional processing using opmask registers.

Chapters 2 through 6 are devoted to the programming interfaces of the Intel AVX-512 Foundation instruction set, additional 512-bit instruction extensions in the Intel AVX-512 family targeting broad application domains, and instruction set extensions encoded using the EVEX prefix encoding scheme to operate at vector lengths smaller than 512-bits.

Chapter 7 covers additional 512-bit SIMD instruction extensions that targets specific application domain, Intel AVX-512 Exponential and Reciprocal instructions for certain transcendental mathematical computations, and Intel AVX-512 Prefetch instructions for specific prefetch operations.

Chapter 8 covers instruction set extensions targeted for SHA acceleration. Chapter 9 describes instruction set extensions that offer software tools with capability to address memory protection issues such as buffer overruns. For an overview and detailed descriptions of hardware -accelerated SHA extensions, and Intel® Memory Protection Extensions (Intel® MPX), see the respective chapters.

Chapter 10 covers instructions operating on general purpose registers in future Intel processors. Chapter 11 describes the architecture of Intel® Processor Trace, which allows software to capture data packets with low overhead and to reconstruct detailed control flow information of program execution.

1.2 INTEL® AVX-512 INSTRUCTIONS ARCHITECTURE OVERVIEW

Intel Intel AVX-512 Foundation instructions are a natural extension to AVX and AVX2. It introduces the following architectural enhancements:

- Support for 512-bit wide vectors and SIMD register set. 512-bit register state is managed by the operating system using XSAVE/XRSTOR instructions introduced in 45 nm Intel 64 processors (see Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B, and Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A).

- Support for 16 new, 512-bit SIMD registers (for a total of 32 SIMD registers, ZMM0 through ZMM31) in 64-bit mode. The extra 16 registers state is managed by the operating system using XSAVE/XRSTOR/XSAVEOPT.

- Support for 8 new opmask registers (k0 through k7) used for conditional execution and efficient merging of destination operands. Again, the opmask register state is managed by the operating system using XSAVE/XRSTOR/XSAVEOPT instructions.

- A new encoding prefix (referred to as EVEX) to support additional vector length encoding up to 512 bits. The EVEX prefix builds upon the foundations of VEX prefix, to provide compact, efficient encoding for functionality available to VEX encoding plus the following enhanced vector capabilities:
• opmasks
• embedded broadcast
• instruction prefix-embedded rounding control
• compressed address displacements

### 1.2.1 512-Bit Wide SIMD Register Support
AVX-512 instructions support 512-bit wide SIMD registers (ZMM0-ZMM31). The lower 256-bits of the ZMM registers are aliased to the respective 256-bit YMM registers and the lower 128-bit are aliased to the respective 128-bit XMM registers.

### 1.2.2 32 SIMD Register Support
AVX-512 instructions also support for 32 SIMD registers in 64-bit mode (XMM0-XMM31, YMM0-YMM31 and ZMM0-ZMM31). The number of available vector registers in 32-bit mode is still 8.

### 1.2.3 Eight Opmask Register Support
AVX-512 instructions support 8 opmask registers (k0-k7). The width of each opmask register is architecturally defined of size MAX_KL (64 bits). Seven of the eight opmask registers (k1-k7) can be used in conjunction with EVEX-encoded Intel AVX-512 Foundation instructions to provide conditional execution and efficient merging of data elements in the destination operand. The encoding of opmask register k0 is typically used when all data elements (unconditional processing) are desired. Additionally, the opmask registers are also used as vector flags/element-level vector sources to introduce novel SIMD functionality as seen in new instructions such as VCOMPRESSIONS.

### 1.2.4 Instruction Syntax Enhancement
The architecture of EVEX encoding enhances vector instruction encoding scheme in the following way:
• 512-bit vector-length, up to 32 ZMM registers, and enhanced vector programming environment are supported using the enhanced VEX (EVEX).

The EVEX prefix provides more encodable bit fields than VEX prefix. In addition to encoding 32 ZMM registers in 64-bit mode, instruction encoding using the EVEX can directly encode 7 (out of 8) opmask register operands to provide
conditional processing in vector instruction programming. The enhanced vector programming environment can be explicitly expressed in the instruction syntax to include the following elements:

- An opmask operand: the opmask registers are expressed using the notation "k1" through "k7". An EVEX-encoded instruction supporting conditional vector operation using the opmask register k1 is expressed by attaching the notation {k1} next to the destination operand. The use of this feature is optional for most instructions. There are two types of masking (merging and zeroing) differentiated using the EVEX.z bit ({z} in instruction signature).

- Embedded broadcast may be supported for some instructions on the source operand that can be encoded as a memory vector. Data elements of a memory vector may be conditionally fetched or written to.

- For instruction syntax that operates only on floating-point data in SIMD registers with rounding semantics, the EVEX can provide explicit rounding control within the EVEX bit fields at either scalar or 512-bit vector length.

In AVX-512 instructions, vector addition of all elements of the source operands can be expressed in the same syntax as AVX instruction:

\[ \text{VADDPS zmm1, zmm2, zmm3} \]

Additionally, the EVEX encoding scheme of Intel AVX-512 Foundation can express conditional vector addition as

\[ \text{VADDPS zmm1} \{k1\}{z}, \text{zmm2, zmm3} \]

where

- conditional processing and updates to destination is expressed with an opmask register;
- zeroing behavior of the opmask selected destination element is expressed by the {z} modifier (with merging as the default if no modifier specified),

Note that some SIMD instructions supporting three-operand syntax but processing only less or equal than 128-bits of data are considered part of the 512-bit SIMD instruction set extensions, because bits MAX_VL-1:128 of the destination register are zeroed by the processor. The same rule applies to instructions operating on 256-bits of data where bits MAX_VL-1:256 of the destination register are zeroed.

### 1.2.5 EVEX Instruction Encoding Support

Intel AVX-512 instructions employ a new encoding prefix, referred to as EVEX, in the Intel 64 and IA-32 instruction encoding format. Instruction encoding using the EVEX prefix provides the following capabilities:

- Direct encoding of a SIMD register operand within EVEX (similar to VEX). This provides instruction syntax support for three source operands.

- Compaction of REX prefix functionality and extended SIMD register encoding: The equivalent REX-prefix compaction functionality offered by the VEX prefix is provided within EVEX. Furthermore, EVEX extends the operand encoding capability to allow direct addressing of up to 32 ZMM registers in 64-bit mode.

- Compaction of SIMD prefix functionality and escape byte encoding: The functionality of SIMD prefix (66H, F2H, F3H) on opcode is equivalent to an opcode extension field to introduce new processing primitives. This functionality is provided in the VEX prefix encoding scheme and employed within the EVEX prefix. Similarly, the functionality of the escape opcode byte (0FH) and two-byte escape (0F38H, 0F3AH) are also compacted within the EVEX prefix encoding.

- Most EVEX-encoded SIMD numeric and data processing instruction semantics with memory operand have relaxed memory alignment requirements than instructions encoded using SIMD prefixes (see Section 2.6, "Memory Alignment").

- Direct encoding of a opmask operand within the EVEX prefix. This provides instruction syntax support for conditional vector-element operation and merging of destination operand using an opmask register (k1-k7).

- Direct encoding of a broadcast attribute for instructions with a memory operand source. This provides instruction syntax support for elements broadcasting of the second operand before being used in the actual operation.
FUTURE INTEL® ARCHITECTURE INSTRUCTION EXTENSIONS

- Compressed memory address displacements for a more compact instruction encoding byte sequence.

EVEX encoding applies to SIMD instructions operating on XMM, YMM and ZMM registers. EVEX is not supported for instructions operating on MMX or x87 registers. Details of EVEX instruction encoding are discussed in Chapter 4.
The application programming model for AVX-512 Foundation instructions, several member groups of the Intel AVX-512 family (described in Chapter 5) and other 512-bit instructions (described in Chapter 7) extend from that of AVX and AVX2 with differences detailed in this chapter.

2.1 DETECTION OF AVX-512 FOUNDATION INSTRUCTIONS

The majority of AVX-512 Foundation instructions are encoded using the EVEX encoding scheme. EVEX-encoded instructions can operate on the 512-bit ZMM register state plus 8 opmask registers. The opmask instructions in AVX-512 Foundation instructions operate only on opmask registers or with a general purpose register. System software requirements to support ZMM state and opmask instructions are described in Chapter 3, “System Programming For Intel® AVX-512”.

Processor support of AVX-512 Foundation instructions is indicated by CPUID.(EAX=07H, ECX=0):EBX.AVX512F[bit 16] = 1. Detection of AVX-512 Foundation instructions operating on ZMM states and opmask registers need to follow the general procedural flow in Figure 2-1.

Prior to using AVX-512 Foundation instructions, the application must identify that the operating system supports the XGETBV instruction, the ZMM register state, in addition to processor’s support for ZMM state management using XSAVE/XRSTOR and AVX-512 Foundation instructions. The following simplified sequence accomplishes both and is strongly recommended.

1) Detect CPUID.1H:ECX.OSXSAVE[bit 27] = 1 (XGETBV enabled for application use\(^1\))
2) Execute XGETBV and verify that XCR0[7:5] = ’111b’ (OPMASK state, upper 256-bit of ZMM0-ZMM15 and ZMM16-ZMM31 state are enabled by OS) and that XCR0[2:1] = ’11b’ (XMM state and YMM state are enabled by OS).
3) Detect CPUID.0x7.0:EBX.AVX512F[bit 16] = 1.

---

\(^1\) If CPUID.01H:ECX.OSXSAVE reports 1, it also indirectly implies the processor supports XSAVE, XRSTOR, XGETBV, processor extended state bit vector XCR0 register. Thus an application may streamline the checking of CPUID feature flags for XSAVE and OSXSAVE. XSETBV is a privileged instruction.
2.2 DETECTION OF 512-BIT INSTRUCTION GROUPS OF INTEL® AVX-512 FAMILY

In addition to the Intel AVX-512 Foundation instructions, Intel AVX-512 family provides several additional 512-bit extensions in groups of instructions, each group is enumerated by a CPUID leaf 7 feature flag and can be encoded via EVEX.L'L field to support operation at vector lengths smaller than 512 bits. These instruction groups are listed in Table 2-1.

Table 2-1. 512-bit Instruction Groups in the Intel AVX-512 Family

<table>
<thead>
<tr>
<th>CPUID Leaf 7 Feature Flag Bit</th>
<th>Feature Flag abbreviation of 512-bit Instruction Group</th>
<th>SW Detection Flow</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPUID.(EAX=07H, ECX=0):EBX[bit 16]</td>
<td>AVX512F (AVX-512 Foundation)</td>
<td>Figure 2-1</td>
</tr>
<tr>
<td>CPUID.(EAX=07H, ECX=0):EBX[bit 28]</td>
<td>AVX512CD</td>
<td>Figure 2-2</td>
</tr>
<tr>
<td>CPUID.(EAX=07H, ECX=0):EBX[bit 17]</td>
<td>AVX512DQ</td>
<td>Figure 2-2</td>
</tr>
<tr>
<td>CPUID.(EAX=07H, ECX=0):EBX[bit 30]</td>
<td>AVX512BW</td>
<td>Figure 2-2</td>
</tr>
<tr>
<td>CPUID.(EAX=07H, ECX=0):EBX[bit 21]</td>
<td>AVX512IFMA</td>
<td>Figure 2-2</td>
</tr>
<tr>
<td>CPUID.(EAX=07H, ECX=0):ECX[bit 01]</td>
<td>AVX512VBMI</td>
<td>Figure 2-2</td>
</tr>
</tbody>
</table>

Software must follow the detection procedure for the 512-bit AVX-512 Foundation instructions as described in Section 2.1.

Detection of other 512-bit sibling instruction groups listed in Table 2-1 (excluding AVX512F) follows the procedure described in Figure 2-2:

To illustrated the detection procedure for 512-bit instructions enumerated by AVX512CD, the following sequence is strongly recommended.

1) Detect CPUID.1:ECX.OSXSAVE[bit 27] = 1 (XGETBV enabled for application use)
2) Execute XGETBV and verify that XCR0[7:5] = ‘111b’ (OPMASK state, upper 256-bit of ZMM0-ZMM15 and ZMM16-ZMM31 state are enabled by OS) and that XCR0[2:1] = ‘11b’ (XMM state and YMM state are enabled by OS).
3) Verify both CPUID.0x7:0:EBX.AVX512F[bit 16] = 1, CPUID.0x7:0:EBX.AVX512CD[bit 28] = 1.
Similarly, the detection procedure for enumerating 512-bit instructions reported by AVX512DW follows the same flow.

### 2.3 DETECTION OF INTEL AVX-512 INSTRUCTION GROUPS OPERATING AT 256 AND 128-BIT VECTOR LENGTHS

For each of the 512-bit instruction groups in the Intel AVX-512 family listed in Table 2-1, EVEX encoding scheme may support a vast majority of these instructions operating at 256-bit or 128-bit (if applicable) vector lengths. This encoding support for vector lengths smaller than 512-bits is indicated by CPUID.(EAX=07H, ECX=0):EBX[bit 31], abbreviated as AVX512VL.

The AVX512VL flag alone is never sufficient to determine a given Intel AVX-512 instruction may be encoded at vector lengths smaller than 512 bits. Software must use the procedure described in Figure 2-3 and Table 2-2:

![Figure 2-3. Procedural Flow of Application Detection of Intel AVX-512 Instructions Operating at Vector Lengths < 512](image)

To illustrate the procedure described in Figure 2-3 and Table 2-2 for software to use EVEX.256 encoded VPCONFLICT, the following sequence is strongly recommended.

1) Detect CPUID.1:ECX.OSXSAVE[bit 27] = 1 (XGETBV enabled for application use)
2) Execute XGETBV and verify that XCR0[7:5] = '111b' (OPMASK state, upper 256-bit of ZMM0-ZMM15 and ZMM16-ZMM31 state are enabled by OS) and that XCR0[2:1] = '11b' (XMM state and YMM state are enabled by OS).
3) Verify CPUID.0x7.0:EBX.AVX512F[bit 16] = 1, CPUID.0x7.0:EBX.AVX512CD[bit 28] = 1, and CPUID.0x7.0:EBX.AVX512VL[bit 31] = 1.
In some specific cases, AVX512VL may only support EVEX.256 encoding but not EVEX.128. These are listed in Table 2-3.

### Table 2-2. Feature flag Collection Required of 256/128 Bit Vector Lengths for Each Instruction Group

<table>
<thead>
<tr>
<th>Usage of 256/128 Vector Lengths</th>
<th>Feature Flag Collection to Verify</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVX512F</td>
<td>AVX512F &amp; AVX512VL</td>
</tr>
<tr>
<td>AVX512CD</td>
<td>AVX512F &amp; AVX512CD &amp; AVX512VL</td>
</tr>
<tr>
<td>AVX512DQ</td>
<td>AVX512F &amp; AVX512DQ &amp; AVX512VL</td>
</tr>
<tr>
<td>AVX512BW</td>
<td>AVX512F &amp; AVX512BW &amp; AVX512VL</td>
</tr>
<tr>
<td>AVX512IFMA</td>
<td>AVX512F &amp; AVX512IFMA &amp; AVX512VL</td>
</tr>
<tr>
<td>AVX512VBMI</td>
<td>AVX512F &amp; AVX512VBMI &amp; AVX512VL</td>
</tr>
</tbody>
</table>

In some specific cases, AVX512VL may only support EVEX.256 encoding but not EVEX.128. These are listed in Table 2-3.

#### 2.4 ACCESSING XMM, YMM AND ZMM REGISTERS

The lower 128 bits of a YMM register is aliased to the corresponding XMM register. Legacy SSE instructions (i.e. SIMD instructions operating on XMM state but not using the VEX prefix, also referred to non-VEX encoded SIMD instructions) will not access the upper bits (MAX_VL-1:128) of the YMM registers. AVX and FMA instructions with a VEX prefix and vector length of 128-bits zeroes the upper 128 bits of the YMM register.

Upper bits of YMM registers (255:128) can be read and written by many instructions with a VEX.256 prefix.

XSAVE and XRSTOR may be used to save and restore the upper bits of the YMM registers.

The lower 256 bits of a ZMM register are aliased to the corresponding YMM register. Legacy SSE instructions (i.e. SIMD instructions operating on XMM state but not using the VEX prefix, also referred to non-VEX encoded SIMD instructions) will not access the upper bits (MAX_VL-1:128) of the ZMM registers, where MAX_VL is maximum vector length (currently 512 bits). AVX and FMA instructions with a VEX prefix and vector length of 128-bits zero the upper 384 bits of the ZMM register, while VEX prefix and vector length of 256-bits zeroes the upper 256 bits of the ZMM register.

Upper bits of ZMM registers (511:256) can be read and written by instructions with an EVEX.512 prefix.

#### 2.5 ENHANCED VECTOR PROGRAMMING ENVIRONMENT USING EVEX ENCODING

EVEX-encoded AVX-512 instructions support an enhanced vector programming environment. The enhanced vector programming environment uses the combination of EVEX bit-field encodings and a set of eight opmask registers to provide the following capabilities:

- Conditional vector processing of EVEX-encoded instruction. Opmask registers k1 through k7 can be used to conditionally govern the per-data-element computational operation and the per-element updates to the
destination operand of an AVX-512 Foundation instruction. Each bit of the opmask register governs one vector element operation (a vector element can be of 32 bits or 64 bits).

- In addition to providing predication control on vector instructions via EVEX bit-field encoding, the opmask registers can also be used similarly to general-purpose registers as source/destination operands using modR/M encoding for non-mask-related instructions. In this case, an opmask register k0 through k7 can be selected.
- In 64-bit mode, 32 vector registers can be encoded using EVEX prefix.
- Broadcast may be supported for some instructions on the operand that can be encoded as a memory vector. The data elements of a memory vector may be conditionally fetched or written to, and the vector size is dependent on the data transformation function.
- Flexible rounding control for register-to-register flavor of EVEX encoded 512-bit and scalar instructions. Four rounding modes are supported by direct encoding within the EVEX prefix overriding MXCSR settings.
- Broadcast of one element to the rest of the destination vector register.
- Compressed 8-bit displacement encoding scheme to increase the instruction encoding density for instructions that normally require disp32 syntax.

### 2.5.1 OPMASK Register to Predicate Vector Data Processing

AVX-512 instructions using EVEX encodes a predicate operand to conditionally control per-element computational operation and updating of result to the destination operand. The predicate operand is known as the opmask register. The opmask is a set of eight architectural registers of size MAX_KL (64-bit). Note that from this set of 8 architectural registers, only k1 through k7 can be addressed as predicate operand. k0 can be used as a regular source or destination but cannot be encoded as a predicate operand. Note also that a predicate operand can be used to enable memory fault-suppression for some instructions with a memory operand (source or destination).

As a predicate operand, the opmask registers contain one bit to govern the operation/update to each data element of a vector register. In general, opmask registers can support instructions with element sizes: single-precision floating-point (float32), integer doubleword (int32), double-precision floating-point (float64), integer quadword (int64). The length of a opmask register, MAX_KL, is sufficient to handle up to 64 elements with one bit per element, i.e. 64 bits. Masking is supported in most of the AVX-512 instructions. For a given vector length, each instruction accesses only the number of least significant mask bits that are needed based on its data type. For example, AVX-512 Foundation instructions operating on 64-bit data elements with a 512-bit vector length, only use the 8 least significant bits of the opmask register.

An opmask register affects an AVX-512 instruction at per-element granularity. So, any numeric or non-numeric operation of each data element and per-element updates of intermediate results to the destination operand are predicated on the corresponding bit of the opmask register.

An opmask serving as a predicate operand in AVX-512 obeys the following properties:

- The instruction's operation is not performed for an element if the corresponding opmask bit is not set. This implies that no exception or violation can be caused by an operation on a masked-off element. Consequently, no MXCSR exception flag is updated as a result of a masked-off operation.
- A destination element is not updated with the result of the operation if the corresponding writemask bit is not set. Instead, the destination element value must be preserved (merging-masking) or it must be zeroed out (zeroing-masking).
- For some instructions with a memory operand, memory faults are suppressed for elements with a mask bit of 0.

Note that this feature provides a versatile construct to implement control-flow predication as the mask in effect provides a merging behavior for AVX-512 vector register destinations. As an alternative the masking can be used for zeroing instead of merging, so that the masked out elements are updated with 0 instead of preserving the old value. The zeroing behavior is provided to remove the implicit dependency on the old value when it is not needed.

Most instructions with masking enabled accept both forms of masking. Instructions that must have EVEX.aaa bits different than 0 (gather and scatter) and instructions that write to memory only accept merging-masking.

It's important to note that the per-element destination update rule also applies when the destination operand is a memory location. Vectors are written on a per element basis, based on the opmask register used as a predicate operand.
The value of an opmask register can be:

- generated as a result of a vector instruction (e.g. CMP)
- loaded from memory
- loaded from GPR register
- or modified by mask-to-mask operations

Opmask registers can be used for purposes outside of predication. For example, they can be used to manipulate sparse sets of elements from a vector or used to set the EFLAGS based on the 0/0xFFFFFFFFFFFFFFFF/other status of the OR of two opmask registers.

### 2.5.1.1 Opmask Register K0

The only exception to the opmask rules described above is that opmask k0 cannot be used as a predicate operand. Opmask k0 cannot be encoded as a predicate operand for a vector operation; the encoding value that would select opmask k0 will instead select an implicit opmask value of 0xFFFFFFFFFFFFFFFF, thereby effectively disabling masking. Opmask register k0 can still be used for any instruction that takes opmask register(s) as operand(s) (either source or destination).

Note that certain instructions implicitly use the opmask as an extra destination operand. In such cases, trying to use the “no mask” feature will translate into a #UD fault being raised.

### 2.5.1.2 Example of Opmask Usages

The example below illustrates predicated vector add operation and predicated updates of added results into the destination operand. The initial state of vector registers zmm0, zmm1, and zmm2 and k3 are:

**Initial State:**

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>zmm0 = [ 0x00000003 0x00000002 0x00000001 0x00000000 ] (bytes 15 through 0)</td>
<td></td>
</tr>
<tr>
<td>[ 0x00000007 0x00000006 0x00000005 0x00000004 ] (bytes 31 through 16)</td>
<td></td>
</tr>
<tr>
<td>[ 0x0000000B 0x0000000A 0x00000009 0x00000008 ] (bytes 47 through 32)</td>
<td></td>
</tr>
<tr>
<td>[ 0x0000000F 0x00000000D 0x0000000C ] (bytes 63 through 48)</td>
<td></td>
</tr>
<tr>
<td>zmm1 = [ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 15 through 0)</td>
<td></td>
</tr>
<tr>
<td>[ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 31 through 16)</td>
<td></td>
</tr>
<tr>
<td>[ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 47 through 32)</td>
<td></td>
</tr>
<tr>
<td>[ 0x0000000F 0x0000000F 0x0000000F 0x0000000F ] (bytes 63 through 48)</td>
<td></td>
</tr>
<tr>
<td>zmm2 = [ 0xBAAAAAAA 0xBAAAAAAA 0xBAAAAAAA 0xBAAAAAAA ] (bytes 15 through 0)</td>
<td></td>
</tr>
<tr>
<td>[ 0xBBBBBBBBBB 0xBBBBBBBBBB 0xBBBBBBBBBB 0xBBBBBBBBBB ] (bytes 31 through 16)</td>
<td></td>
</tr>
<tr>
<td>[ 0xBCCCCCCCC 0xBCCCCCCCC 0xBCCCCCCCC 0xBCCCCCCCC ] (bytes 47 through 32)</td>
<td></td>
</tr>
<tr>
<td>[ 0xBBBBBBBBB 0xBBBBBBBBB 0xBBBBBBBBB 0xBBBBBBBBB ] (bytes 63 through 48)</td>
<td></td>
</tr>
<tr>
<td>k3 = 0x8F03 (1000 1111 0000 0011)</td>
<td></td>
</tr>
</tbody>
</table>

An opmask register serving as a predicate operand is expressed as a curly-braces-enclosed decorator following the first operand in the Intel assembly syntax. Given this state, we will execute the following instruction:

```
vpadd zmm2 {k3}, zmm0, zmm1
```

2-6
The vpaddd instruction performs 32-bit integer additions on each data element conditionally based on the corresponding bit value in the predicate operand k3. Since per-element operations are not operated if the corresponding bit of the predicate mask is not set, the intermediate result is:

```
[ ********** ********** 0x00000010 0x0000000F ] (bytes 15 through 0)
[ ********** ********** ********** ********** ] (bytes 31 through 16)
[ 0x0000001A 0x00000019 0x00000018 0x00000017 ] (bytes 47 through 32)
[ 0x0000001E ********** ********** ********** ] (bytes 63 through 48)
```

where "**********" indicates that no operation is performed.

This intermediate result is then written into the destination vector register, zmm2, using the opmask register k3 as the writemask, producing the following final result:

```
zmm2 =
[ 0xAAAAAAAA 0xAAAAAAAA 0x00000010 0x0000000F ] (bytes 15 through 0)
[ 0xBBB BBBBB BBBB BBBB BBBB BBBB BBBB BBBB ] (bytes 31 through 16)
[ 0x0000001A 0x00000019 0x00000018 0x00000017 ] (bytes 47 through 32)
[ 0x0000001E 0xDDDDDDDD 0xDDDDDDDD 0xDDDDDDDD ] (bytes 63 through 48)
```

Note that for a 64-bit instruction (say vaddpd), only the 8 LSB of mask k3 (0x03) would be used to identify the predicate operation on each one of the 8 elements of the source/destination vectors.

2.5.2 OpMask Instructions

AVX-512 Foundation instructions provide a collection of opmask instructions that allow programmers to set, copy, or operate on the contents of a given opmask register. There are three types of opmask instructions:

- **Mask read/write instructions**: These instructions move data between a general-purpose integer register or memory and an opmask mask register, or between two opmask registers. For example:
  - kmovw k1, ebx; move lower 16 bits of ebx to k1.
- **Flag instructions**: This category, consisting of instructions that modify EFLAGS based on the content of opmask registers.
  - kortestw k1, k2; OR registers k1 and k2 and updated EFLAGS accordingly.
- **Mask logical instructions**: These instructions perform standard bitwise logical operations between opmask registers.
  - kandw k1, k2, k3; AND lowest 16 bits of registers k2 and k3, leaving the result in k1.

2.5.3 Broadcast

EVEX encoding provides a bit-field to encode data broadcast for some load-op instructions, i.e. instructions that load data from memory and perform some computational or data movement operation. A source element from memory can be broadcasted (repeated) across all the elements of the effective source operand (up to 16 times for 32-bit data element, up to 8 times for 64-bit data element). The is useful when we want to reuse the same scalar operand for all the operations in a vector instruction. Broadcast is only enabled on instructions with an element size of 32 bits or 64 bits. Byte and word instructions do not support embedded broadcast.

The functionality of data broadcast is expressed as a curly-braces-enclosed decorator following the last register/memory operand in the Intel assembly syntax.

For instance:
```
vmulps zmm1, zmm2, [rax] \{1to16\}
```
The \{1\to 16\} primitive loads one float32 (single precision) element from memory, replicates it 16 times to form a vector of 16 32-bit floating-point elements, multiplies the 16 float32 elements with the corresponding elements in the first source operand vector, and put each of the 16 results into the destination operand.

AVX-512 instructions with store semantics and pure load instructions do not support broadcast primitives.

\texttt{vmovaps [rax] \{k3\}, zmm19}

In contrast, the \texttt{k3} opmask register is used as the predicate operand in the above example. Only the store operation on data elements corresponding to the non-zero bits in \texttt{k3} will be performed.

### 2.5.4 STATIC ROUNDIING MODE AND SUPPRESS ALL EXCEPTIONS

In previous SIMD instruction extensions, rounding control is generally specified in MXCSR, with a handful of instructions providing per-instruction rounding override via encoding fields within the imm8 operand. AVX-512 offers a more flexible encoding attribute to override MXCSR-based rounding control for floating-pointing instruction with rounding semantic. This rounding attribute embedded in the EVEX prefix is called Static (per instruction) Rounding Mode or Rounding Mode override. This attribute allows programmers to statically apply a specific arithmetic rounding mode irrespective of the value of RM bits in MXCSR. It is available only to register-to-register flavors of EVEX-encoded floating-point instructions with rounding semantic. The differences between these three rounding control interfaces are summarized in Table 2-4.

#### Table 2-4. Characteristics of Three Rounding Control Interfaces

<table>
<thead>
<tr>
<th>Rounding Interface</th>
<th>Static Rounding Override</th>
<th>Imm8 Embedded Rounding Override</th>
<th>MXCSR Rounding Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>Semantic Requirement</td>
<td>FP rounding</td>
<td>FP rounding</td>
<td>FP rounding</td>
</tr>
<tr>
<td>Prefix Requirement</td>
<td>EVEX.B = 1</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Rounding Control</td>
<td>EVEX.L’L</td>
<td>IMM8[1:0] or MXCSR.RC (depending on IMM8[2])</td>
<td>MXCSR.RC</td>
</tr>
<tr>
<td>Suppress All Exceptions (SAE)</td>
<td>Implied</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>SIMD FP Exception #XF</td>
<td>All suppressed</td>
<td>Can raise #I, #P (unless SPE is set)</td>
<td>MXCSR masking controls</td>
</tr>
<tr>
<td>MXCSR flag update</td>
<td>No</td>
<td>yes (except PE if SPE is set)</td>
<td>Yes</td>
</tr>
<tr>
<td>Precedence</td>
<td>Above MXCSR.RC</td>
<td>Above EVEX.L’L</td>
<td>Default</td>
</tr>
<tr>
<td>Scope</td>
<td>512-bit, reg-reg.</td>
<td>ROUNDPx, ROUNDSx, VCVTPS2PH, VRNDSCALEXx</td>
<td>All SIMD operands, vector lengths</td>
</tr>
</tbody>
</table>

The static rounding-mode override in AVX-512 also implies the “suppress-all-exceptions” (SAE) attribute. The SAE effect is as if all the MXCSR mask bits are set, and none of the MXCSR flags will be updated. Using static rounding-mode via EVEX without SAE is not supported.

Static Rounding Mode and SAE control can be enabled in the encoding of the instruction by setting the EVEX.b bit to 1 in a register-register vector instruction. In such a case, vector length is assumed to be MAX_VL (512-bit in case of AVX-512 packed vector instructions) or 128-bit for scalar instructions. Table 2-5 summarizes the possible static rounding-mode assignments in AVX-512 instructions.

Note that some instructions already allow to specify the rounding mode statically via immediate bits. In such case, the immediate bits take precedence over the embedded rounding mode (in the same vein that they take precedence over whatever MXCSR.RM says).
An example of use would be in the following instructions:

\[
vaddps \text{ zmm7 } \{k6\}, \text{ zmm2, zmm4, } \{\text{rd-sae}\}
\]

Which would perform the single-precision floating-point addition of vectors zmm2 and zmm4 with round-towards-minus-infinity, leaving the result in vector zmm7 using k6 as conditional writemask.

Note that MXCSR.RM bits are ignored and unaffected by the outcome of this instruction.

Examples of instructions instances where the static rounding-mode is not allowed would be:

\[
; \text{rounding-mode already specified in the instruction immediate} \\
\text{vrndscaleps zmm7 } \{k6\}, \text{ zmm2, 0x00}
\]

\[
; \text{instructions with memory operands} \\
\text{vmulps zmm7 } \{k6\}, \text{ zmm2,} [\text{rax}], \{\text{rd-sae}\}
\]

### 2.5.5 Compressed Disp8*N Encoding

EVEX encoding supports a new displacement representation that allows for a more compact encoding of memory addressing commonly used in unrolled code, where an 8-bit displacement can address a range exceeding the dynamic range of an 8-bit value. This compressed displacement encoding is referred to as disp8*N, where N is a constant implied by the memory operation characteristic of each instruction.

The compressed displacement is based on the assumption that the effective displacement (of a memory operand occurring in a loop) is a multiple of the granularity of the memory access of each iteration. Since the Base register in memory addressing already provides byte-granular resolution, the lower bits of the traditional disp8 operand becomes redundant, and can be implied from the memory operation characteristic.

The memory operation characteristics depend on the following:

- The destination operand is updated as a full vector, a single element, or multi-element tuples.
- The memory source operand (or vector source operand if the destination operand is memory) is fetched (or treated) as a full vector, a single element, or multi-element tuples.

For example,

\[
vaddps \text{ zmm7, zmm2, disp8[membase + index*8]}
\]

The destination zmm7 is updated as a full 512-bit vector, and 64-bytes of data are fetched from memory as a full vector; the next unrolled iteration may fetch from memory in 64-byte granularity per iteration. There are 6 bits of lowest address that can be compressed, hence \(N = 2^6 = 64\). The contribution of “disp8” to effective address calculation is \(64 \times \text{disp8}\).

\[
vbroadcastf32x4 \text{ zmm7, disp8[membase + index*8]}
\]

In VBROADCASTF32x4, memory is fetched as a 4tuple of 4 32-bit entities. Hence the common lowest address bits that can be compressed is 4, corresponding to the 4tuple width of \(2^4 = 16\) bytes (4x32 bits). Therefore, \(N = 2^4\).
For EVEX encoded instructions that update only one element in the destination, or source element is fetched individually, the number of lowest address bits that can be compressed is generally the width in bytes of the data element, hence \( N = 2^{\text{width}} \).

### 2.6 MEMORY ALIGNMENT

Memory alignment requirements on EVEX-encoded SIMD instructions are similar to VEX-encoded SIMD instructions. Memory alignment applies to EVEX-encoded SIMD instructions in three categories:

- **Explicitly-aligned SIMD load and store instructions accessing 64 bytes of memory with EVEX prefix encoded vector length of 512 bits (e.g. VMOVAPD, VMOVAPS, VMOVDQA, etc.).** These instructions always require memory address to be aligned on 64-byte boundary.

- **Explicitly-unaligned SIMD load and store instructions accessing 64 bytes or less of data from memory (e.g. VMOVUPD, VMOVUPS, VMOVDQU, VMOVQ, VMOVD, etc.).** These instructions do not require memory address to be aligned on natural vector-length byte boundary.

- **Most arithmetic and data processing instructions encoded using EVEX support memory access semantics.** When these instructions access from memory, there are no alignment restrictions.

Software may see performance penalties when unaligned accesses cross cacheline boundaries or vector-length naturally-aligned boundaries, so reasonable attempts to align commonly used data sets should continue to be pursued.

Atomic memory operation in Intel 64 and IA-32 architecture is guaranteed only for a subset of memory operand sizes and alignment scenarios. The guaranteed atomic operations are described in Section 7.1.1 of IA-32 Intel® Architecture Software Developer’s Manual, Volumes 3A. AVX and FMA instructions do not introduce any new guaranteed atomic memory operations.

AVX-512 instructions may generate an #AC(0) fault on misaligned 4 or 8-byte memory references in Ring-3 when CR0.AM=1. 16, 32 and 64-byte memory references will not generate #AC(0) fault. See Table 2-7 for details.

Certain AVX-512 Foundation instructions always require 64-byte alignment (see the complete list of VEX and EVEX encoded instructions in Table 2-6). These instructions will #GP(0) if not aligned to 64-byte boundaries.

<table>
<thead>
<tr>
<th>Require 16-byte alignment</th>
<th>Require 32-byte alignment</th>
<th>Require 64-byte alignment*</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V)MOVDQA xmm, m128</td>
<td>VMOVQ ymm, m256</td>
<td>VMOVDQA zmm, m512</td>
</tr>
<tr>
<td>(V)MOVDQA m128, xmm</td>
<td>VMOVDQA m256, ymm</td>
<td>VMOVDQA m512, zmm</td>
</tr>
<tr>
<td>(V)MOVAPS xmm, m128</td>
<td>VMOVAPS ymm, m256</td>
<td>VMOVAPS zmm, m512</td>
</tr>
<tr>
<td>(V)MOVAPS m128, xmm</td>
<td>VMOVAPS m256, ymm</td>
<td>VMOVAPS m512, zmm</td>
</tr>
<tr>
<td>(V)MOVAPD xmm, m128</td>
<td>VMOVAPD ymm, m256</td>
<td>VMOVAPD zmm, m512</td>
</tr>
<tr>
<td>(V)MOVAPD m128, xmm</td>
<td>VMOVAPD m256, ymm</td>
<td>VMOVAPD m512, zmm</td>
</tr>
<tr>
<td>(V)MOVNTDQA xmm, m128</td>
<td>VMOVNTPS m256, ymm</td>
<td>VMOVNTPS m512, zmm</td>
</tr>
<tr>
<td>(V)MOVNTPS m128, xmm</td>
<td>VMOVNTPD m256, ymm</td>
<td>VMOVNTPD m512, zmm</td>
</tr>
<tr>
<td>(V)MOVNTPD m128, xmm</td>
<td>VMOVNTDQ m256, ymm</td>
<td>VMOVNTDQ m512, zmm</td>
</tr>
<tr>
<td>(V)MOVNTDQ m128, xmm</td>
<td>VMOVNTDQA ymm, m256</td>
<td>VMOVNTDQA zmm, m512</td>
</tr>
</tbody>
</table>
2.7 SIMD FLOATING-POINT EXCEPTIONS

AVX-512 instructions can generate SIMD floating-point exceptions (#XM) if embedded “suppress all exceptions” (SAE) in EVEX is not set. When SAE is not set, these instructions will respond to exception masks of MXCSR in the same way as VEX-encoded AVX instructions. When CR4.OSXMMEXCPT=0 any unmasked FP exceptions generate an Undefined Opcode exception (#UD).

2.8 INSTRUCTION EXCEPTION SPECIFICATION

Exception behavior of VEX-encoded AVX/AVX2 instructions are described in *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A*. Exception behavior of AVX-512 Foundation instructions and additional 512-bit extensions are described in Section 4.10, “Exception Classifications of EVEX-Encoded instructions” and Section 4.11, “Exception Classifications of Opmask instructions”.

Table 2-7. Instructions Not Requiring Explicit Memory Alignment

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Instruction</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V)MOVDQU xmm, m128</td>
<td>VMOVQDQU ymm, m256</td>
<td>VMOVQDQU zmm, m512</td>
</tr>
<tr>
<td>(V)MOVDQU m128, m128</td>
<td>VMOVQDQU m256, ymm</td>
<td>VMOVQDQU m512, zmm</td>
</tr>
<tr>
<td>(V)MOVUPS xmm, m128</td>
<td>VMOVUPS ymm, m256</td>
<td>VMOVUPS zmm, m512</td>
</tr>
<tr>
<td>(V)MOVUPS m128, xmm</td>
<td>VMOVUPS m256, ymm</td>
<td>VMOVUPS m512, zmm</td>
</tr>
<tr>
<td>(V)MOVUPD xmm, m128</td>
<td>VMOVUPD ymm, m256</td>
<td>VMOVUPD zmm, m512</td>
</tr>
<tr>
<td>(V)MOVUPD m128, xmm</td>
<td>VMOVUPD m256, ymm</td>
<td>VMOVUPD m512, zmm</td>
</tr>
</tbody>
</table>
## 2.9 CPUID INSTRUCTION

### CPUID—CPU Identification

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F A2</td>
<td>CPUID</td>
<td>Valid</td>
<td>Valid</td>
<td>Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well).</td>
</tr>
</tbody>
</table>

### Description

The ID flag (bit 21) in the EFLAGS register indicates support for the CPUID instruction. If a software procedure can set and clear this flag, the processor executing the procedure supports the CPUID instruction. This instruction operates the same in non-64-bit modes and 64-bit mode.

CPUID returns processor identification and feature information in the EAX, EBX, ECX, and EDX registers. The instruction's output is dependent on the contents of the EAX register upon execution (in some cases, ECX as well). For example, the following pseudocode loads EAX with 00H and causes CPUID to return a Maximum Return Value and the Vendor Identification String in the appropriate registers:

```assembly
MOV EAX, 00H
CPUID
```

Table 2-8 shows information returned, depending on the initial value loaded into the EAX register. Table 2-9 shows the maximum CPUID input value recognized for each family of IA-32 processors on which CPUID is implemented.

Two types of information are returned: basic and extended function information. If a value is entered for CPUID.EAX is invalid for a particular processor, the data for the highest basic information leaf is returned. For example, using the Intel Core 2 Duo E6850 processor, the following is true:

- CPUID.EAX = 05H (* Returns MONITOR/MWAIT leaf. *)
- CPUID.EAX = 0AH (* Returns Architectural Performance Monitoring leaf. *)
- CPUID.EAX = 0BH (* INVALID: Returns the same information as CPUID.EAX = 0AH. *)
- CPUID.EAX = 80000008H (* Returns virtual/physical address size data. *)
- CPUID.EAX = 8000000AH (* INVALID: Returns same information as CPUID.EAX = 0AH. *)

When CPUID returns the highest basic leaf information as a result of an invalid input EAX value, any dependence on input ECX value in the basic leaf is honored.

CPUID can be executed at any privilege level to serialize instruction execution. Serializing instruction execution guarantees that any modifications to flags, registers, and memory for previous instructions are completed before the next instruction is fetched and executed.

### See also:

"Serializing Instructions” in Chapter 8, “Multiple-Processor Management,” in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A*

"Caching Translation Information” in Chapter 4, “Paging,” in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.*

---

1. On Intel 64 processors, CPUID clears the high 32 bits of the RAX/RBX/RCX/RDX registers in all modes.
Table 2-8. Information Returned by CPUID Instruction

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Basic CPUID Information</strong></td>
<td></td>
</tr>
<tr>
<td>0H</td>
<td>EAX</td>
</tr>
<tr>
<td></td>
<td>EBX</td>
</tr>
<tr>
<td></td>
<td>ECX</td>
</tr>
<tr>
<td></td>
<td>EDX</td>
</tr>
<tr>
<td>01H</td>
<td>EAX</td>
</tr>
<tr>
<td></td>
<td>EBX</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ECX</td>
</tr>
<tr>
<td></td>
<td>EDX</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>02H</td>
<td>EAX</td>
</tr>
<tr>
<td></td>
<td>EBX</td>
</tr>
<tr>
<td></td>
<td>ECX</td>
</tr>
<tr>
<td></td>
<td>EDX</td>
</tr>
<tr>
<td>03H</td>
<td>EAX</td>
</tr>
<tr>
<td></td>
<td>EBX</td>
</tr>
<tr>
<td></td>
<td>ECX</td>
</tr>
<tr>
<td></td>
<td>EDX</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Deterministic Cache Parameters Leaf</strong></td>
<td></td>
</tr>
<tr>
<td>04H</td>
<td>EAX</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Leaf 04H output depends on the initial value in ECX. See also: "INPUT EAX = 4: Returns Deterministic Cache Parameters for each level on page 2-30."
<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
</table>
| \[05H\] EAX      | Bits 15-00: Smallest monitor-line size in bytes (default is processor’s monitor granularity)  
|                  | Bits 31-16: Reserved = 0               |
| \[05H\] EBX      | Bits 15-00: Largest monitor-line size in bytes (default is processor’s monitor granularity)  
|                  | Bits 31-16: Reserved = 0               |
| \[05H\] ECX      | Bits 00: Enumeration of Monitor-Mwait extensions (beyond EAX and EBX registers) supported  
|                  | Bits 01: Supports treating interrupts as break-event for Mwait, even when interrupts disabled  
|                  | Bits 31 - 02: Reserved                 |
| EBX              | Bits 11-00: L = System Coherency Line Size*  
|                  | Bits 21-12: P = Physical Line partitions*  
|                  | Bits 31-22: W = Ways of associativity*   |
| ECX              | Bits 31-00: S = Number of Sets*          |
| EDX              | Bit 0: WBINVD/INVD behavior on lower level caches  
|                  | Bit 10: Write-Back Invalidate/Invalidate  
|                  | 0 = WBINVD/INVD from threads sharing this cache acts upon lower level caches for threads sharing this cache  
|                  | 1 = WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache.  
|                  | Bit 1: Cache Inclusiveness               
|                  | 0 = Cache is not inclusive of lower cache levels.  
|                  | 1 = Cache is inclusive of lower cache levels.  
|                  | Bit 2: Complex cache indexing            
|                  | 0 = Direct mapped cache                   
|                  | 1 = A complex function is used to index the cache, potentially using all address bits.  
|                  | Bits 31-03: Reserved = 0                 |

**NOTES:**

* Add one to the return value to get the result.
** The nearest power-of-2 integer that is not smaller than \((1 + EAX[25:14])\) is the number of unique initial APIC IDs reserved for addressing different logical processors sharing this cache.
*** The nearest power-of-2 integer that is not smaller than \((1 + EAX[31:26])\) is the number of unique Core IDs reserved for addressing different processor cores in a physical package. Core ID is a subset of bits of the initial APIC ID.
****The returned value is constant for valid initial values in ECX. Valid ECX values start from 0.
<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDX</td>
<td>Bits 03 - 00: Number of C0* sub C-states supported using MWait</td>
</tr>
<tr>
<td></td>
<td>Bits 07 - 04: Number of C1* sub C-states supported using MWait</td>
</tr>
<tr>
<td></td>
<td>Bits 11 - 08: Number of C2* sub C-states supported using MWait</td>
</tr>
<tr>
<td></td>
<td>Bits 15 - 12: Number of C3* sub C-states supported using MWait</td>
</tr>
<tr>
<td></td>
<td>Bits 19 - 16: Number of C4* sub C-states supported using MWait</td>
</tr>
<tr>
<td></td>
<td>Bits 31 - 20: Reserved = 0</td>
</tr>
<tr>
<td></td>
<td><strong>NOTE:</strong></td>
</tr>
<tr>
<td></td>
<td>* The definition of C0 through C4 states for MWAIT extension are processor-specific C-states, not ACPI C-states.</td>
</tr>
</tbody>
</table>

### Thermal and Power Management Leaf

<table>
<thead>
<tr>
<th>EAX Bits 00: Digital temperature sensor is supported if set</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 01: Intel Turbo Boost Technology is available</td>
</tr>
<tr>
<td>Bits 31 - 02: Reserved</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>EBX Bits 03 - 00: Number of Interrupt Thresholds in Digital Thermal Sensor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 31 - 04: Reserved</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ECX Bits 00: Hardware Coordination Feedback Capability (Presence of MCNT and ACNT MSRs). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of expected processor performance at frequency specified in CPUID Brand String</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 02 - 01: Reserved = 0</td>
</tr>
<tr>
<td>Bit 03: The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H)</td>
</tr>
<tr>
<td>Bits 31 - 04: Reserved = 0</td>
</tr>
<tr>
<td>EDX Reserved = 0</td>
</tr>
</tbody>
</table>

### Structured Extended feature Leaf

<table>
<thead>
<tr>
<th>EAX Bits 31-00: Reports the maximum number sub-leaves that are supported in leaf 07H.</th>
</tr>
</thead>
</table>

**NOTES:**

Leaf 07H main leaf (ECX = 0).

IF leaf 07H is not supported, EAX=EBX=ECX=EDX=0
### Table 2-8. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECX</td>
<td>Bit 00: PREFETCHWT1 Bit 01: AVX512VBMI Bits 31-02: Reserved</td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 31-00: Reserved</td>
</tr>
</tbody>
</table>

**Structured Extended Feature Enumeration Sub-leaves (EAX = 07H, ECX = n, n ≥ 1)**

**NOTES:**
- Leaf 07H output depends on the initial value in ECX.
- If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0.

**EAX**
- This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.

**EBX**
- This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.

**ECX**
- This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.

**EDX**
- This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.

**Direct Cache Access Information Leaf**

**09H**

<table>
<thead>
<tr>
<th>EAX</th>
<th>Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EBX</td>
<td>Reserved</td>
</tr>
<tr>
<td>ECX</td>
<td>Reserved</td>
</tr>
<tr>
<td>EDX</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

---

Ref. # 319433-023
### Table 2-8. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Architectural Performance Monitoring Leaf</strong></td>
<td></td>
</tr>
<tr>
<td>0AH</td>
<td>EAX Bits 07 - 00: Version ID of architectural performance monitoring</td>
</tr>
<tr>
<td></td>
<td>Bits 15-08: Number of general-purpose performance monitoring counter per logical processor</td>
</tr>
<tr>
<td></td>
<td>Bits 23-16: Bit width of general-purpose, performance monitoring counter</td>
</tr>
<tr>
<td></td>
<td>Bits 31-24: Length of EBX bit vector to enumerate architectural performance monitoring events</td>
</tr>
<tr>
<td></td>
<td>EBX Bit 00: Core cycle event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 01: Instruction retired event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 02: Reference cycles event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 03: Last-level cache reference event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 04: Last-level cache misses event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 05: Branch instruction retired event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 06: Branch mispredict retired event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bits 31-07: Reserved = 0</td>
</tr>
<tr>
<td></td>
<td>ECX Reserved = 0</td>
</tr>
<tr>
<td></td>
<td>Bits 04-00: Number of fixed-function performance counters (if Version ID &gt; 1)</td>
</tr>
<tr>
<td></td>
<td>Bits 12-05: Bit width of fixed-function performance counters (if Version ID &gt; 1)</td>
</tr>
<tr>
<td></td>
<td>EDX Reserved = 0</td>
</tr>
<tr>
<td><strong>Extended Topology Enumeration Leaf</strong></td>
<td></td>
</tr>
<tr>
<td>0BH</td>
<td>EAX Bits 04-00: Number of bits to shift right on x2APIC ID to get a unique topology ID of the next level type. All logical processors with the same next level ID share current level.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-5: Reserved.</td>
</tr>
<tr>
<td></td>
<td>EBX Bits 15-00: Number of logical processors at this level type. The number reflects configuration as shipped by Intel.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-16: Reserved.</td>
</tr>
<tr>
<td></td>
<td>ECX Bits 07-00: Level number. Same value in ECX input</td>
</tr>
<tr>
<td></td>
<td>Bits 15-08: Level type.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-16: Reserved.</td>
</tr>
<tr>
<td></td>
<td>EDX Bits 31-00: x2APIC ID the current logical processor.</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>Most of Leaf 0BH output depends on the initial value in ECX.</td>
</tr>
<tr>
<td></td>
<td>The EDX output of leaf 0BH is always valid and does not vary with input value in ECX.</td>
</tr>
<tr>
<td></td>
<td>Output value in ECX[7:0] always equals input value in ECX[7:0].</td>
</tr>
<tr>
<td></td>
<td>For sub-leaves that returns an invalid level-type of 0 in ECX[15:8]; EAX and EBX will return 0</td>
</tr>
<tr>
<td></td>
<td>If an input value N in ECX returns the invalid level-type of 0 in ECX[15:8], other input values with ECX &gt; N also return 0 in ECX[15:8].</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>EAX Bits 04-00: Number of bits to shift right on x2APIC ID to get a unique topology ID of the next level type. All logical processors with the same next level ID share current level.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-5: Reserved.</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>EBX Bits 15-00: Number of logical processors at this level type. The number reflects configuration as shipped by Intel.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-16: Reserved.</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>ECX Bits 07-00: Level number. Same value in ECX input</td>
</tr>
<tr>
<td></td>
<td>Bits 15-08: Level type.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-16: Reserved.</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>EDX Bits 31-00: x2APIC ID the current logical processor.</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>* Software should use this field (EAX[4:0]) to enumerate processor topology of the system.</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>** Software must not use EBX[15:0] to enumerate processor topology of the system. This value in this field (EBX[15:0]) is only intended for display/diagnostic purposes. The actual number of logical processors available to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and platform hardware configurations.</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>*** The value of the “level type” field is not related to level numbers in any way, higher “level type” values do not mean higher levels. Level type field has the following encoding:</td>
</tr>
<tr>
<td></td>
<td>0: invalid</td>
</tr>
<tr>
<td></td>
<td>1: SMT</td>
</tr>
<tr>
<td></td>
<td>2: Core</td>
</tr>
<tr>
<td></td>
<td>3-255: Reserved</td>
</tr>
<tr>
<td>Initial EAX Value</td>
<td>Information Provided about the Processor</td>
</tr>
<tr>
<td>-------------------</td>
<td>-----------------------------------------</td>
</tr>
<tr>
<td><strong>Processor Extended State Enumeration Main Leaf (EAX = 0DH, ECX = 0)</strong></td>
<td></td>
</tr>
<tr>
<td>0DH</td>
<td><strong>NOTES:</strong></td>
</tr>
<tr>
<td></td>
<td>Leaf 0DH main leaf (ECX = 0).</td>
</tr>
<tr>
<td>EAX</td>
<td>Bits 31-00: Reports the valid bit fields of the lower 32 bits of the XFEATURE_ENABLED_MASK register. If a bit is 0, the corresponding bit field in XCR0 is reserved.</td>
</tr>
<tr>
<td></td>
<td>Bit 00: legacy x87</td>
</tr>
<tr>
<td></td>
<td>Bit 01: 128-bit SSE</td>
</tr>
<tr>
<td></td>
<td>Bit 02: 256-bit AVX</td>
</tr>
<tr>
<td></td>
<td>Bits 04 - 03: MPX state</td>
</tr>
<tr>
<td></td>
<td>Bit 07 - 05: AVX-512 state</td>
</tr>
<tr>
<td></td>
<td>Bit 08: Used for IA32_XSS</td>
</tr>
<tr>
<td></td>
<td>Bit 09: PKRU state</td>
</tr>
<tr>
<td></td>
<td>Bits 31-10: Reserved</td>
</tr>
<tr>
<td>EBX</td>
<td>Bits 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) required by enabled features in XCR0. May be different than ECX if some features at the end of the XSAVE save area are not enabled.</td>
</tr>
<tr>
<td>ECX</td>
<td>Bit 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) of the XSAVE/XRSTOR save area required by all supported features in the processor, i.e all the valid bit fields in XCR0.</td>
</tr>
<tr>
<td>EDX</td>
<td>Bit 31-0: Reports the valid bit fields of the upper 32 bits of the XCR0 register. If a bit is 0, the corresponding bit field in XCR0 is reserved</td>
</tr>
<tr>
<td><strong>Processor Extended State Enumeration Sub-leaf (EAX = 0DH, ECX = 1)</strong></td>
<td></td>
</tr>
<tr>
<td>EAX</td>
<td>Bit 00: XSAVEOPT is available;</td>
</tr>
<tr>
<td>EBX</td>
<td>Reserved</td>
</tr>
<tr>
<td>ECX</td>
<td>Reserved</td>
</tr>
<tr>
<td>EDX</td>
<td>Reserved</td>
</tr>
<tr>
<td><strong>Processor Extended State Enumeration Sub-leaves (EAX = 0DH, ECX = n, n &gt; 1)</strong></td>
<td></td>
</tr>
<tr>
<td>0DH</td>
<td><strong>NOTES:</strong></td>
</tr>
<tr>
<td></td>
<td>Leaf 0DH output depends on the initial value in ECX.</td>
</tr>
<tr>
<td></td>
<td>If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0.</td>
</tr>
<tr>
<td></td>
<td>Each valid sub-leaf index maps to a valid bit in the XCR0 register starting at bit position 2</td>
</tr>
<tr>
<td>EAX</td>
<td>Bits 31-0: The size in bytes (from the offset specified in EBX) of the save area for an extended state feature associated with a valid sub-leaf index, n. This field reports 0 if the sub-leaf index, n, is invalid*.</td>
</tr>
<tr>
<td>EBX</td>
<td>Bits 31-0: The offset in bytes of this extended state component’s save area from the beginning of the XSAVE/XRSTOR area. This field reports 0 if the sub-leaf index, n, is invalid*.</td>
</tr>
<tr>
<td>ECX</td>
<td>Bit 0 is set if the sub-leaf index, n, maps to a valid bit in the IA32_XSS MSR and bit 0 is clear if n maps to a valid bit in XCR0. Bits 31-1 are reserved. This field reports 0 if the sub-leaf index, n, is invalid*.</td>
</tr>
<tr>
<td>EDX</td>
<td>This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.</td>
</tr>
<tr>
<td></td>
<td>*The highest valid sub-leaf index, n, is (POPCNT(CPUID.(EAX=0D, ECX=0):EAX) + POPCNT(CPUID.(EAX=0D, ECX=0):EDX) - 1)</td>
</tr>
<tr>
<td><strong>Intel Processor Trace Enumeration Main Leaf (EAX = 14H, ECX = 0)</strong></td>
<td></td>
</tr>
<tr>
<td>14H</td>
<td><strong>NOTES:</strong></td>
</tr>
<tr>
<td></td>
<td>Leaf 14H main leaf (ECX = 0).</td>
</tr>
</tbody>
</table>
### Table 2-8. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>EAX</td>
<td>Bits 31-0: Reports the maximum number sub-leaves that are supported in leaf 14H.</td>
</tr>
<tr>
<td>EBX</td>
<td>Bit 00: If 1, Indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH MSR can be accessed. Bits 31 - 01: Reserved</td>
</tr>
<tr>
<td>ECX</td>
<td>Bit 00: If 1, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. Bit 01: If 1, ToPA tables can hold any number of output entries, up to the maximum allowed by the MaskOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS. Bit 30:02: Reserved Bit 31: If 1, Generated packets which contain IP payloads have LIP values, which include the CS base component.</td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 31 - 00: Reserved</td>
</tr>
</tbody>
</table>

**Processor Frequency Information Leaf**

| EAX | Bits 15:0: Processor Base Frequency (in MHz). Bits 31:16: Reserved = 0 |
| EBX | Bits 15:0: Maximum Frequency (in MHz). Bits 31:16: Reserved = 0 |
| ECX | Bits 15:0: Bus (Reference) Frequency (in MHz). Bits 31:16: Reserved = 0 |
| EDX | Reserved |

**NOTES:**

* Data is returned from this interface in accordance with the processor's specification and does not reflect actual values. Suitable use of this data includes the display of processor information in like manner to the processor brand string and for determining the appropriate range to use when displaying processor information e.g. frequency history graphs. The returned information should not be used for any other purpose as the returned information does not accurately correlate to information / counters returned by other processor interfaces.

While a processor may support the Processor Frequency Information leaf, fields that return a value of zero are not supported.

**Extended Function CPUID Information**

| EAX | Maximum Input Value for Extended Function CPUID Information (see Table 2-9). |
| EBX | Reserved |
| ECX | Reserved |
| EDX | Reserved |

<p>| EAX | Extended Processor Signature and Feature Bits. |
| EBX | Reserved |
| ECX | Bit 0: LAHF/SAHF available in 64-bit mode Bits 4-1: Reserved Bit 5: LZCNT available Bits 7-6 Reserved Bit 8: PREFETCHW Bits 31-9: Reserved |</p>
<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
</table>
| EDX               | Bits 10-0: Reserved
|                   | Bit 11: SYSCALL/SYSRET available (when in 64-bit mode)
|                   | Bits 19-12: Reserved = 0
|                   | Bit 20: Execute Disable Bit available
|                   | Bits 28-21: Reserved = 0
|                   | Bit 29: Intel® 64 Architecture available if 1
|                   | Bits 31-30: Reserved = 0 |
| 80000002H EAX     | Processor Brand String |
| EBX               | Processor Brand String Continued |
| ECX               | Processor Brand String Continued |
| 80000003H EAX     | Processor Brand String Continued |
| EBX               | Processor Brand String Continued |
| ECX               | Processor Brand String Continued |
| 80000004H EAX     | Processor Brand String Continued |
| EBX               | Processor Brand String Continued |
| ECX               | Processor Brand String Continued |
| 80000005H EAX     | Reserved = 0 |
| EBX               | Reserved = 0 |
| ECX               | Reserved = 0 |
| EDX               | Reserved = 0 |
| 80000006H EAX     | Reserved = 0 |
| EBX               | Reserved = 0 |
| ECX               | Bits 7-0: Cache Line size in bytes |
|                   | Bits 15-12: L2 Associativity field * |
|                   | Bits 31-16: Cache size in 1K units |
|                   | Reserved = 0 |
| NOTES:            | * L2 associativity field encodings: |
|                   | 00H - Disabled |
|                   | 01H - Direct mapped |
|                   | 02H - 2-way |
|                   | 04H - 4-way |
|                   | 06H - 8-way |
|                   | 08H - 16-way |
|                   | 0FH - Fully associative |
| 80000007H EAX     | Reserved = 0 |
| EBX               | Reserved = 0 |
| ECX               | Reserved = 0 |
| EDX               | Reserved = 0 |
| 80000008H EAX     | Virtual/Physical Address size |
|                   | Bits 7-0: #Physical Address Bits* |
|                   | Bits 15-8: #Virtual Address Bits |
|                   | Bits 31-16: Reserved = 0 |
INPUT EAX = 0H: Returns CPUID’s Highest Value for Basic Processor Information and the Vendor Identification String

When CPUID executes with EAX set to 0H, the processor returns the highest value the CPUID recognizes for returning basic processor information. The value is returned in the EAX register (see Table 2-9) and is processor specific.

A vendor identification string is also returned in EBX, EDX, and ECX. For Intel processors, the string is “GenuineIntel” and is expressed:

- EBX $\leftarrow$ 756e6547h ("Genu", with G in the low 4 bits of BL)
- EDX $\leftarrow$ 49656e69h ("ineI", with i in the low 4 bits of DL)
- ECX $\leftarrow$ 6c65746eh ("ntel", with n in the low 4 bits of CL)

INPUT EAX = 80000000H: Returns CPUID’s Highest Value for Extended Processor Information

When CPUID executes with EAX set to 0H, the processor returns the highest value the processor recognizes for returning extended processor information. The value is returned in the EAX register (see Table 2-9) and is processor specific.

Table 2-8. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>EBX</td>
<td>Reserved = 0</td>
</tr>
<tr>
<td>ECX</td>
<td>Reserved = 0</td>
</tr>
<tr>
<td>EDX</td>
<td>Reserved = 0</td>
</tr>
</tbody>
</table>

NOTES:
* If CPUID.80000008H:EAX[7:0] is supported, the maximum physical address number supported should come from this field.

Table 2-9. Highest CPUID Source Operand for Intel 64 and IA-32 Processors

<table>
<thead>
<tr>
<th>Intel 64 or IA-32 Processors</th>
<th>Highest Value in EAX</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Basic Information</td>
</tr>
<tr>
<td>Earlier Intel486 Processors</td>
<td>CPUID Not Implemented</td>
</tr>
<tr>
<td>Later Intel486 Processors and Pentium Processors</td>
<td>01H</td>
</tr>
<tr>
<td>Pentium Pro and Pentium II Processors, Intel Celeron Processors</td>
<td>02H</td>
</tr>
<tr>
<td>Pentium III Processors</td>
<td>03H</td>
</tr>
<tr>
<td>Pentium 4 Processors</td>
<td>02H</td>
</tr>
<tr>
<td>Intel Xeon Processors</td>
<td>02H</td>
</tr>
<tr>
<td>Pentium M Processor</td>
<td>02H</td>
</tr>
<tr>
<td>Pentium 4 Processor supporting Hyper-Threading Technology</td>
<td>05H</td>
</tr>
<tr>
<td>Pentium D Processor (8xx)</td>
<td>05H</td>
</tr>
<tr>
<td>Pentium D Processor (9xx)</td>
<td>06H</td>
</tr>
<tr>
<td>Intel Core Duo Processor</td>
<td>0AH</td>
</tr>
<tr>
<td>Intel Core 2 Duo Processor</td>
<td>0AH</td>
</tr>
<tr>
<td>Intel Xeon Processor 3000, 5100, 5300 Series</td>
<td>0AH</td>
</tr>
</tbody>
</table>
IA32_BIOS_SIGN_ID Returns Microcode Update Signature

For processors that support the microcode update facility, the IA32_BIOS_SIGN_ID MSR is loaded with the update signature whenever CPUID executes. The signature is returned in the upper DWORD. For details, see Chapter 10 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A*.

**INPUT EAX = 01H: Returns Model, Family, Stepping Information**

When CPUID executes with EAX set to 01H, version information is returned in EAX (see Figure 2-4). For example: model, family, and processor type for the Intel Xeon processor 5100 series is as follows:

- Model — 1111B
- Family — 0101B
- Processor Type — 00B

See Table 2-10 for available processor type values. Stepping IDs are provided as needed.

### Table 2-9. Highest CPUID Source Operand for Intel 64 and IA-32 Processors (Continued)

<table>
<thead>
<tr>
<th>Intel 64 or IA-32 Processors</th>
<th>Basic Information</th>
<th>Extended Function Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Xeon Processor 3000, 5100, 5200, 5300, 5400 Series</td>
<td>0AH</td>
<td>80000008H</td>
</tr>
<tr>
<td>Intel Core 2 Duo Processor 8000 Series</td>
<td>0DH</td>
<td>80000008H</td>
</tr>
<tr>
<td>Intel Xeon Processor 5200, 5400 Series</td>
<td>0AH</td>
<td>80000008H</td>
</tr>
</tbody>
</table>

**Figure 2-4. Version Information Returned by CPUID in EAX**

**Table 2-10. Processor Type Field**

<table>
<thead>
<tr>
<th>Type</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Original OEM Processor</td>
<td>00B</td>
</tr>
<tr>
<td>Intel OverDrive Processor</td>
<td>01B</td>
</tr>
<tr>
<td>Dual processor (not applicable to Intel486 processors)</td>
<td>10B</td>
</tr>
<tr>
<td>Intel reserved</td>
<td>11B</td>
</tr>
</tbody>
</table>
NOTE


The Extended Family ID needs to be examined only when the Family ID is 0FH. Integrate the fields into a display using the following rule:

\[
\begin{align*}
& \text{IF Family}_\text{ID} \neq 0FH \\
& \hspace{1em} \text{THEN Displayed}_\text{Family} = \text{Family}_\text{ID}; \\
& \hspace{1em} \text{ELSE Displayed}_\text{Family} = \text{Extended}_\text{Family}_\text{ID} + \text{Family}_\text{ID}; \\
& \hspace{2em} (* \text{Right justify and zero-extend 4-bit field.} *) \\
& \hspace{1em} \text{FI}; \\
& (* \text{Show Display}_\text{Family} \text{ as HEX field.} *)
\end{align*}
\]

The Extended Model ID needs to be examined only when the Family ID is 06H or 0FH. Integrate the field into a display using the following rule:

\[
\begin{align*}
& \text{IF (Family}_\text{ID} = 06H \text{ or Family}_\text{ID} = 0FH) \\
& \hspace{1em} \text{THEN Displayed}_\text{Model} = (\text{Extended}_\text{Model}_\text{ID} \ll 4) + \text{Model}_\text{ID}; \\
& \hspace{2em} (* \text{Right justify and zero-extend 4-bit field; display Model}_\text{ID} \text{ as HEX field.} *) \\
& \hspace{1em} \text{ELSE Displayed}_\text{Model} = \text{Model}_\text{ID}; \\
& \hspace{1em} \text{FI}; \\
& (* \text{Show Display}_\text{Model} \text{ as HEX field.} *)
\end{align*}
\]

INPUT EAX = 01H: Returns Additional Information in EBX

When CPUID executes with EAX set to 01H, additional information is returned to the EBX register:

• Brand index (low byte of EBX) — this number provides an entry into a brand string table that contains brand strings for IA-32 processors. More information about this field is provided later in this section.
• CLFLUSH instruction cache line size (second byte of EBX) — this number indicates the size of the cache line flushed with CLFLUSH instruction in 8-byte increments. This field was introduced in the Pentium 4 processor.
• Local APIC ID (high byte of EBX) — this number is the 8-bit ID that is assigned to the local APIC on the processor during power up. This field was introduced in the Pentium 4 processor.

INPUT EAX = 01H: Returns Feature Information in ECX and EDX

When CPUID executes with EAX set to 01H, feature information is returned in ECX and EDX.

• Figure 2-5 and Table 2-11 show encodings for ECX.
• Figure 2-6 and Table 2-12 show encodings for EDX.

For all feature flags, a 1 indicates that the feature is supported. Use Intel to properly interpret feature flags.

NOTE

Software must confirm that a processor feature is present using feature flags returned by CPUID prior to using the feature. Software should not depend on future offerings retaining all features.
Figure 2-5. Feature Information Returned in the ECX Register

Table 2-11. Feature Information Returned in the ECX Register

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SSE3</td>
<td>Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.</td>
</tr>
<tr>
<td>1</td>
<td>PCLMULQDQ</td>
<td>A value of 1 indicates the processor supports PCLMULQDQ instruction.</td>
</tr>
<tr>
<td>2</td>
<td>DTES64</td>
<td>64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout.</td>
</tr>
<tr>
<td>3</td>
<td>MONITOR</td>
<td>MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.</td>
</tr>
<tr>
<td>4</td>
<td>DS-CPL</td>
<td>CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.</td>
</tr>
<tr>
<td>5</td>
<td>VMX</td>
<td>Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.</td>
</tr>
<tr>
<td>6</td>
<td>SMX</td>
<td>Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, &quot;Safer Mode Extensions Reference&quot;.</td>
</tr>
<tr>
<td>7</td>
<td>EST</td>
<td>Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.</td>
</tr>
<tr>
<td>8</td>
<td>TM2</td>
<td>Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.</td>
</tr>
<tr>
<td>9</td>
<td>SSSE3</td>
<td>A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor.</td>
</tr>
</tbody>
</table>
### Table 2-11. Feature Information Returned in the ECX Register (Continued)

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>CNXT-ID</td>
<td><strong>L1 Context ID.</strong> A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>12</td>
<td>FMA</td>
<td>A value of 1 indicates the processor supports FMA extensions using YMM state.</td>
</tr>
<tr>
<td>13</td>
<td>CMPXCHG16B</td>
<td><strong>CMPXCHG16B Available.</strong> A value of 1 indicates that the feature is available.</td>
</tr>
<tr>
<td>14</td>
<td>xTPR Update Control</td>
<td><strong>xTPR Update Control.</strong> A value of 1 indicates that the processor supports changing IA32_MISC_ENABLES[bit 23],</td>
</tr>
<tr>
<td>15</td>
<td>PDCM</td>
<td><strong>Perfmon and Debug Capability:</strong> A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES.</td>
</tr>
<tr>
<td>16</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>17</td>
<td>PCID</td>
<td><strong>Process-context Identifiers.</strong> A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1.</td>
</tr>
<tr>
<td>18</td>
<td>DCA</td>
<td>A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.</td>
</tr>
<tr>
<td>19</td>
<td>SSE4.1</td>
<td>A value of 1 indicates that the processor supports SSE4.1.</td>
</tr>
<tr>
<td>20</td>
<td>SSE4.2</td>
<td>A value of 1 indicates that the processor supports SSE4.2.</td>
</tr>
<tr>
<td>21</td>
<td>x2APIC</td>
<td>A value of 1 indicates that the processor supports x2APIC feature.</td>
</tr>
<tr>
<td>22</td>
<td>MOVBE</td>
<td>A value of 1 indicates that the processor supports MOVBE instruction.</td>
</tr>
<tr>
<td>23</td>
<td>POPCNT</td>
<td>A value of 1 indicates that the processor supports the POPCNT instruction.</td>
</tr>
<tr>
<td>24</td>
<td>TSC-Deadline</td>
<td>A value of 1 indicates that the processor’s local APIC timer supports one-shot operation using a TSC deadline value.</td>
</tr>
<tr>
<td>25</td>
<td>AES</td>
<td>A value of 1 indicates that the processor supports the AES instruction.</td>
</tr>
<tr>
<td>26</td>
<td>XSAVE</td>
<td>A value of 1 indicates that the processor supports the XFEATURE_ENABLED_MASK register and XSAVE/XRSTOR/XSETBV/XGETBV instructions to manage processor extended states.</td>
</tr>
<tr>
<td>27</td>
<td>OSXSAVE</td>
<td>A value of 1 indicates that the OS has enabled support for using XGETBV/XSETBV instructions to query processor extended states.</td>
</tr>
<tr>
<td>28</td>
<td>AVX</td>
<td>A value of 1 indicates that processor supports AVX instructions operating on 256-bit YMM state, and three-operand encoding of 256-bit and 128-bit SIMD instructions.</td>
</tr>
<tr>
<td>29</td>
<td>F16C</td>
<td>A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.</td>
</tr>
<tr>
<td>30</td>
<td>RDRAND</td>
<td>A value of 1 indicates that processor supports RDRAND instruction.</td>
</tr>
<tr>
<td>31</td>
<td>Not Used</td>
<td>Always return 0.</td>
</tr>
</tbody>
</table>
**Figure 2-6. Feature Information Returned in the EDX Register**

**Table 2-12. More on Feature Information Returned in the EDX Register**

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FPU</td>
<td>floating-point Unit On-Chip. The processor contains an x87 FPU.</td>
</tr>
<tr>
<td>1</td>
<td>VME</td>
<td><strong>Virtual 8086 Mode Enhancements.</strong> Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.</td>
</tr>
<tr>
<td>2</td>
<td>DE</td>
<td><strong>Debugging Extensions.</strong> Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.</td>
</tr>
<tr>
<td>3</td>
<td>PSE</td>
<td><strong>Page Size Extension.</strong> Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.</td>
</tr>
<tr>
<td>4</td>
<td>TSC</td>
<td><strong>Time Stamp Counter.</strong> The RDTSC instruction is supported, including CR4.TSD for controlling privilege.</td>
</tr>
<tr>
<td>5</td>
<td>MSR</td>
<td><strong>Model Specific Registers RDMSR and WRMSR Instructions.</strong> The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.</td>
</tr>
</tbody>
</table>
### Table 2-12. More on Feature Information Returned in the EDX Register (Continued)

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>PAE</td>
<td><strong>Physical Address Extension.</strong> Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 MByte pages if PAE bit is 1. The actual number of address bits beyond 32 is not defined, and is implementation specific.</td>
</tr>
<tr>
<td>7</td>
<td>MCE</td>
<td><strong>Machine Check Exception.</strong> Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.</td>
</tr>
<tr>
<td>8</td>
<td>CXB</td>
<td><strong>CMPXCHG8B Instruction.</strong> The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).</td>
</tr>
<tr>
<td>9</td>
<td>APIC</td>
<td><strong>APIC On-Chip.</strong> The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>SEP</td>
<td><strong>SYSENTER and SYSEXIT Instructions.</strong> The SYSENTER and SYSEXIT and associated MSRs are supported.</td>
</tr>
<tr>
<td>12</td>
<td>MTRR</td>
<td><strong>Memory Type Range Registers.</strong> MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.</td>
</tr>
<tr>
<td>13</td>
<td>PGE</td>
<td><strong>PTE Global Bit.</strong> The global bit in page directory entries (PDEs) and page table entries (PTEs) is supported, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.</td>
</tr>
<tr>
<td>14</td>
<td>MCA</td>
<td><strong>Machine Check Architecture.</strong> The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.</td>
</tr>
<tr>
<td>15</td>
<td>CMOV</td>
<td><strong>Conditional Move Instructions.</strong> The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported.</td>
</tr>
<tr>
<td>16</td>
<td>PAT</td>
<td><strong>Page Attribute Table.</strong> Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory on a 4K granularity through a linear address.</td>
</tr>
<tr>
<td>17</td>
<td>PSE-36</td>
<td><strong>36-Bit Page Size Extension.</strong> Extended 4-MByte pages that are capable of addressing physical memory beyond 4 GBytes are supported. This feature indicates that the upper four bits of the physical address of the 4-MByte page is encoded by bits 13-16 of the page directory entry.</td>
</tr>
<tr>
<td>18</td>
<td>PSN</td>
<td><strong>Processor Serial Number.</strong> The processor supports the 96-bit processor identification number feature and the feature is enabled.</td>
</tr>
<tr>
<td>19</td>
<td>CLFSH</td>
<td><strong>CLFLUSH Instruction.</strong> CLFLUSH Instruction is supported.</td>
</tr>
<tr>
<td>20</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>21</td>
<td>DS</td>
<td><strong>Debug Store.</strong> The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 17, “Debug, Branch Profile, TSC, and Quality of Service,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A).</td>
</tr>
<tr>
<td>22</td>
<td>ACPI</td>
<td><strong>Thermal Monitor and Software Controlled Clock Facilities.</strong> The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.</td>
</tr>
<tr>
<td>23</td>
<td>MMX</td>
<td><strong>Intel MMX Technology.</strong> The processor supports the Intel MMX technology.</td>
</tr>
<tr>
<td>24</td>
<td>FXSR</td>
<td><strong>FXSAVE and FXRSTOR Instructions.</strong> The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating-point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.</td>
</tr>
</tbody>
</table>
When CPUID executes with EAX set to 02H, the processor returns information about the processor’s internal caches and TLBs in the EAX, EBX, ECX, and EDX registers.

The encoding is as follows:

- The least-significant byte in register EAX (register AL) indicates the number of times the CPUID instruction must be executed with an input value of 02H to get a complete description of the processor’s caches and TLBs. The first member of the family of Pentium 4 processors will return a 01H.
- The most significant bit (bit 31) of each register indicates whether the register contains valid information (set to 0) or is reserved (set to 1).
- If a register contains valid information, the information is contained in 1 byte descriptors. Table 2-13 shows the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache or TLB types. The descriptors may appear in any order.

### Table 2-13. Encoding of Cache and TLB Descriptors

<table>
<thead>
<tr>
<th>Descriptor Value</th>
<th>Cache or TLB Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>Null descriptor</td>
</tr>
<tr>
<td>01H</td>
<td>Instruction TLB: 4 KByte pages, 4-way set associative, 32 entries</td>
</tr>
<tr>
<td>02H</td>
<td>Instruction TLB: 4 MByte pages, 4-way set associative, 2 entries</td>
</tr>
<tr>
<td>03H</td>
<td>Data TLB: 4 KByte pages, 4-way set associative, 64 entries</td>
</tr>
<tr>
<td>04H</td>
<td>Data TLB: 4 MByte pages, 4-way set associative, 8 entries</td>
</tr>
<tr>
<td>05H</td>
<td>Data TLB1: 4 MByte pages, 4-way set associative, 32 entries</td>
</tr>
<tr>
<td>06H</td>
<td>1st-level instruction cache: 8 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>08H</td>
<td>1st-level instruction cache: 16 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>0AH</td>
<td>1st-level data cache: 8 KBytes, 2-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>0BH</td>
<td>Instruction TLB: 4 MByte pages, 4-way set associative, 4 entries</td>
</tr>
<tr>
<td>0CH</td>
<td>1st-level data cache: 16 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>22H</td>
<td>3rd-level cache: 512 KBytes, 4-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>23H</td>
<td>3rd-level cache: 1 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>25H</td>
<td>3rd-level cache: 2 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>29H</td>
<td>3rd-level cache: 4 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>2CH</td>
<td>1st-level data cache: 32 KBytes, 8-way set associative, 64 byte line size</td>
</tr>
</tbody>
</table>
Table 2-13. Encoding of Cache and TLB Descriptors (Continued)

<table>
<thead>
<tr>
<th>Descriptor Value</th>
<th>Cache or TLB Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>30H</td>
<td>1st-level instruction cache: 32 KBytes, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>40H</td>
<td>No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache</td>
</tr>
<tr>
<td>41H</td>
<td>2nd-level cache: 128 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>42H</td>
<td>2nd-level cache: 256 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>43H</td>
<td>2nd-level cache: 512 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>44H</td>
<td>2nd-level cache: 1 MByte, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>45H</td>
<td>2nd-level cache: 2 MByte, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>46H</td>
<td>3rd-level cache: 4 MByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>47H</td>
<td>3rd-level cache: 8 MByte, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>49H</td>
<td>3rd-level cache: 4MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0FH, Model 06H); 2nd-level cache: 4 MByte, 16-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4AH</td>
<td>3rd-level cache: 6MByte, 12-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4BH</td>
<td>3rd-level cache: 8MByte, 16-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4CH</td>
<td>3rd-level cache: 12MByte, 12-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4DH</td>
<td>3rd-level cache: 16MByte, 16-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4EH</td>
<td>2nd-level cache: 6MByte, 24-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>50H</td>
<td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 64 entries</td>
</tr>
<tr>
<td>51H</td>
<td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries</td>
</tr>
<tr>
<td>52H</td>
<td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 256 entries</td>
</tr>
<tr>
<td>56H</td>
<td>Data TLB0: 4 MByte pages, 4-way set associative, 16 entries</td>
</tr>
<tr>
<td>57H</td>
<td>Data TLB0: 4 KByte pages, 4-way associative, 16 entries</td>
</tr>
<tr>
<td>58H</td>
<td>Data TLB: 4 KByte and 4 MByte pages, 64 entries</td>
</tr>
<tr>
<td>5CH</td>
<td>Data TLB: 4 KByte and 4 MByte pages, 128 entries</td>
</tr>
<tr>
<td>5DH</td>
<td>Data TLB: 4 KByte and 4 MByte pages, 256 entries</td>
</tr>
<tr>
<td>60H</td>
<td>1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>66H</td>
<td>1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>67H</td>
<td>1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>68H</td>
<td>1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>70H</td>
<td>Trace cache: 12 K-Mop, 8-way set associative</td>
</tr>
<tr>
<td>71H</td>
<td>Trace cache: 16 K-Mop, 8-way set associative</td>
</tr>
<tr>
<td>72H</td>
<td>Trace cache: 32 K-Mop, 8-way set associative</td>
</tr>
<tr>
<td>78H</td>
<td>2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>79H</td>
<td>2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7AH</td>
<td>2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7BH</td>
<td>2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7CH</td>
<td>2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7DH</td>
<td>2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>7FH</td>
<td>2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size</td>
</tr>
<tr>
<td>82H</td>
<td>2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>83H</td>
<td>2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>84H</td>
<td>2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size</td>
</tr>
</tbody>
</table>
Example 2-1. Example of Cache and TLB Interpretation

The first member of the family of Pentium 4 processors returns the following information about caches and TLBs when the CPUID executes with an input value of 2:

\[
\begin{align*}
\text{EAX} & : \quad 66 \ 5b \ 50 \ 01H \\
\text{EBX} & : \quad 0H \\
\text{ECX} & : \quad 0H \\
\text{EDX} & : \quad 00 \ 7A \ 70 \ 00H
\end{align*}
\]

Which means:

- The least-significant byte (byte 0) of register EAX is set to 01H. This indicates that CPUID needs to be executed once with an input value of 2 to retrieve complete information about caches and TLBs.
- The most-significant bit of all four registers (EAX, EBX, ECX, and EDX) is set to 0, indicating that each register contains valid 1-byte descriptors.
- Bytes 1, 2, and 3 of register EAX indicate that the processor has:
  - 50H - a 64-entry instruction TLB, for mapping 4-KByte and 2-MByte or 4-MByte pages.
  - 5BH - a 64-entry data TLB, for mapping 4-KByte and 4-MByte pages.
  - 66H - an 8-KByte 1st level data cache, 4-way set associative, with a 64-Byte cache line size.
- The descriptors in registers EBX and ECX are valid, but contain NULL descriptors.
- Bytes 0, 1, 2, and 3 of register EDX indicate that the processor has:
  - 00H - NULL descriptor.
  - 70H - Trace cache: 12 K-byte, 8-way set associative.
  - 7AH - a 256-KByte 2nd level cache, 8-way set associative, with a sectored, 64-byte cache line size.
  - 00H - NULL descriptor.

**INPUT EAX = 04H: Returns Deterministic Cache Parameters for Each Level**

When CPUID executes with EAX set to 04H and ECX contains an index value, the processor returns encoded data that describe a set of deterministic cache parameters (for the cache level associated with the input in ECX). Valid index values start from 0.

Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an index value of 0, until the parameters report the value associated with the cache type field is 0. The architecturally defined fields reported by deterministic cache parameters are documented in Table 2-8.

The CPUID leaf 4 also reports data that can be used to derive the topology of processor cores in a physical package. This information is constant for all valid index values. Software can query the raw data reported by executing CPUID with EAX=04H and ECX=0H and use it as part of the topology enumeration algorithm described in Chapter...
INPUT EAX = 05H: Returns MONITOR and MWAIT Features

When CPUID executes with EAX set to 05H, the processor returns information about features available to MONITOR/MWAIT instructions. The MONITOR instruction is used for address-range monitoring in conjunction with MWAIT instruction. The MWAIT instruction optionally provides additional extensions for advanced power management. See Table 2-8.

INPUT EAX = 06H: Returns Thermal and Power Management Features

When CPUID executes with EAX set to 06H, the processor returns information about thermal and power management features. See Table 2-8.

INPUT EAX = 07H: Returns Structured Extended Feature Enumeration Information

When CPUID executes with EAX set to 07H and ECX = 0H, the processor returns information about the maximum number of sub-leaves that contain extended feature flags. See Table 2-8.

When CPUID executes with EAX set to 07H and ECX = n (n > 1 and less than the number of non-zero bits in CPUID.(EAX=07H, ECX= 0H).EAX, the processor returns information about extended feature flags. See Table 2-8. In sub-leaf 0, only EAX has the number of sub-leaves. In sub-leaf 0, EBX, ECX & EDX all contain extended feature flags.

Table 2-14. Structured Extended Feature Leaf, Function 0, EBX Register

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RWFSGSBASE</td>
<td>A value of 1 indicates the processor supports RD/WR FSGSBASE instructions</td>
</tr>
<tr>
<td>1-31</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

INPUT EAX = 09H: Returns Direct Cache Access Information

When CPUID executes with EAX set to 09H, the processor returns information about Direct Cache Access capabilities. See Table 2-8.

INPUT EAX = 0AH: Returns Architectural Performance Monitoring Features

When CPUID executes with EAX set to 0AH, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID (see Table 2-8) is greater than Pn 0. See Table 2-8.

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 17, “Debug, Branch Profile, TSC, and Quality of Service,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.

INPUT EAX = 0BH: Returns Extended Topology Information

When CPUID executes with EAX set to 0BH, the processor returns information about extended topology enumeration data. Software must detect the presence of CPUID leaf 0BH by verifying (a) the highest leaf index supported by CPUID is >= 0BH, and (b) CPUID.0BH:EBX[15:0] reports a non-zero value.

INPUT EAX = 0DH: Returns Processor Extended States Enumeration Information

When CPUID executes with EAX set to 0DH and ECX = 0H, the processor returns information about the bit-vector representation of all processor state extensions that are supported in the processor and storage size requirements of the XSAVE/XRSTOR area. See Table 2-8.
When CPUID executes with EAX set to 0DH and ECX = n (n > 1 and less than the number of non-zero bits in CPUID.(EAX=0DH, ECX= 0H).EAX and CPUID.(EAX=0DH, ECX= 0H).EDX), the processor returns information about the size and offset of each processor extended state save area within the XSAVE/XRSTOR area. See Table 2-8.

**INPUT EAX = 14H: Returns Intel Processor Trace Enumeration Information**

When CPUID executes with EAX set to 14H and ECX = 0H, the processor returns information about Intel Processor Trace extensions. See Table 2-8.

When CPUID executes with EAX set to 14H and ECX = n (n > 1 and less than the number of non-zero bits in CPUID.(EAX=14H, ECX= 0H).EAX and CPUID.(EAX=0DH, ECX= 0H).EDX), the processor returns information about packet generation in Intel Processor Trace. See Table 2-8.

**INPUT EAX = 16H: Returns Processor Frequency Information**

When CPUID executes with EAX set to 16H, the processor returns information about Processor Frequency Information. See Table 2-8.

**METHODS FOR RETURNING BRANDING INFORMATION**

Use the following techniques to access branding information:

1. Processor brand string method; this method also returns the processor’s maximum operating frequency
2. Processor brand index; this method uses a software supplied brand string table.

These two methods are discussed in the following sections. For methods that are available in early processors, see Section: "Identification of Earlier IA-32 Processors" in Chapter 16 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1.*

**The Processor Brand String Method**

Figure 2-7 describes the algorithm used for detection of the brand string. Processor brand identification software should execute this algorithm on all Intel 64 and IA-32 processors.

This method (introduced with Pentium 4 processors) returns an ASCII brand identification string and the maximum operating frequency of the processor to the EAX, EBX, ECX, and EDX registers.
How Brand Strings Work

To use the brand string method, execute CPUID with EAX input of 8000002H through 80000004H. For each input value, CPUID returns 16 ASCII characters using EAX, EBX, ECX, and EDX. The returned string will be NULL-terminated.

Table 2-15 shows the brand string that is returned by the first processor in the Pentium 4 processor family.

Table 2-15. Processor Brand String Returned with Pentium 4 Processor

<table>
<thead>
<tr>
<th>EAX Input Value</th>
<th>Return Values</th>
<th>ASCII Equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>80000002H</td>
<td>EAX = 20202020H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EBX = 20202020H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ECX = 20202020H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EDX = 6E492020H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&quot; &quot;</td>
<td></td>
</tr>
<tr>
<td>80000003H</td>
<td>EAX = 286C6574H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EBX = 50202952H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ECX = 6974665H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EDX = 52286D75H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&quot;(let&quot;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>&quot;P )R&quot;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>“itne”</td>
<td></td>
</tr>
<tr>
<td></td>
<td>“R(mu”</td>
<td></td>
</tr>
<tr>
<td>80000004H</td>
<td>EAX = 20342029H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EBX = 20555043H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ECX = 30303531H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EDX = 007A484DH</td>
<td></td>
</tr>
<tr>
<td></td>
<td>“ 4 ”</td>
<td></td>
</tr>
<tr>
<td></td>
<td>“ UPC”</td>
<td></td>
</tr>
<tr>
<td></td>
<td>“0051”</td>
<td></td>
</tr>
<tr>
<td></td>
<td>“\0zHM”</td>
<td></td>
</tr>
</tbody>
</table>
Extracting the Maximum Processor Frequency from Brand Strings

Figure 2-8 provides an algorithm which software can use to extract the maximum processor operating frequency from the processor brand string.

NOTE
When a frequency is given in a brand string, it is the maximum qualified frequency of the processor, not the frequency at which the processor is currently running.

The Processor Brand Index Method

The brand index method (introduced with Pentium® III Xeon® processors) provides an entry point into a brand identification table that is maintained in memory by system software and is accessible from system- and user-level code. In this table, each brand index is associated with an ASCII brand identification string that identifies the official Intel family and model number of a processor.

When CPUID executes with EAX set to 01H, the processor returns a brand index to the low byte in EBX. Software can then use this index to locate the brand identification string for the processor in the brand identification table. The first entry (brand index 0) in this table is reserved, allowing for backward compatibility with processors that do not support the brand identification feature. Starting with processor signature family ID = 0FH, model = 03H, brand index method is no longer supported. Use brand string method instead.

Table 2-16 shows brand indices that have identification strings associated with them.
IA-32 Architecture Compatibility

CPUID is not supported in early models of the Intel486 processor or in any IA-32 processor earlier than the Intel486 processor.

Operation

IA32_BIOS_SIGN_ID MSR ← Update with installed microcode revision number;

CASE (EAX) OF
  EAX = 0:
    EAX ← Highest basic function input value understood by CPUID;
    EBX ← Vendor identification string;
    EDX ← Vendor identification string;
    ECX ← Vendor identification string;
    BREAK;
  EAX = 1H:
    EAX[3:0] ← Stepping ID;
    EAX[7:4] ← Model;

Table 2-16. Mapping of Brand Indices; and Intel 64 and IA-32 Processor Brand Strings

<table>
<thead>
<tr>
<th>Brand Index</th>
<th>Brand String</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>This processor does not support the brand identification feature</td>
</tr>
<tr>
<td>01H</td>
<td>Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>02H</td>
<td>Intel(R) Pentium(R) III processor</td>
</tr>
<tr>
<td>03H</td>
<td>Intel(R) Pentium(R) III Xeon(R) processor; If processor signature = 000006B1h, then Intel(R) Celeron(R) processor</td>
</tr>
<tr>
<td>04H</td>
<td>Intel(R) Pentium(R) III processor</td>
</tr>
<tr>
<td>06H</td>
<td>Mobile Intel(R) Pentium(R) III processor-M</td>
</tr>
<tr>
<td>07H</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>08H</td>
<td>Intel(R) Pentium(R) 4 processor</td>
</tr>
<tr>
<td>09H</td>
<td>Intel(R) Pentium(R) 4 processor</td>
</tr>
<tr>
<td>0AH</td>
<td>Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>0BH</td>
<td>Intel(R) Xeon(R) processor; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor MP</td>
</tr>
<tr>
<td>0CH</td>
<td>Intel(R) Xeon(R) processor MP</td>
</tr>
<tr>
<td>0EH</td>
<td>Mobile Intel(R) Pentium(R) 4 processor-M; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor</td>
</tr>
<tr>
<td>0FH</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>11H</td>
<td>Mobile Genuine Intel(R) processor</td>
</tr>
<tr>
<td>12H</td>
<td>Intel(R) Celeron(R) M processor</td>
</tr>
<tr>
<td>13H</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>14H</td>
<td>Intel(R) Celeron(R) processor</td>
</tr>
<tr>
<td>15H</td>
<td>Mobile Genuine Intel(R) processor</td>
</tr>
<tr>
<td>16H</td>
<td>Intel(R) Pentium(R) M processor</td>
</tr>
<tr>
<td>17H</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>18H – 0FFH</td>
<td>RESERVED</td>
</tr>
</tbody>
</table>

NOTES:
1. Indicates versions of these processors that were introduced after the Pentium III
EAX[11:8] ← Family;  
EAX[13:12] ← Processor type;  
EAX[15:14] ← Reserved;  
EAX[19:16] ← Extended Model;  
EAX[27:20] ← Extended Family;  
EAX[31:28] ← Reserved;  
EBX[7:0] ← Brand Index; (* Reserved if the value is zero. *)  
EBX[15:8] ← CLFLUSH Line Size;  
EBX[16:23] ← Reserved; (* Number of threads enabled = 2 if MT enable fuse set. *)  
EBX[24:31] ← Initial APIC ID;  
ECX ← Feature flags; (* See Figure 2-5. *)  
EDX ← Feature flags; (* See Figure 2-6. *)

BREAK;

EAX = 2H:
EAX ← Cache and TLB information;  
EBX ← Cache and TLB information;  
ECX ← Cache and TLB information;  
EDX ← Cache and TLB information;

BREAK;

EAX = 3H:
EAX ← Reserved;  
EBX ← Reserved;  
ECX ← ProcessorSerialNumber[31:0]; (* Pentium III processors only, otherwise reserved. *)  
EDX ← ProcessorSerialNumber[63:32]; (* Pentium III processors only, otherwise reserved. *)

BREAK

EAX = 4H:
EAX ← Deterministic Cache Parameters Leaf; (* See Table 2-8. *)  
EBX ← Deterministic Cache Parameters Leaf;  
ECX ← Deterministic Cache Parameters Leaf;  
EDX ← Deterministic Cache Parameters Leaf;

BREAK;

EAX = 5H:
EAX ← MONITOR/MWAIT Leaf; (* See Table 2-8. *)  
EBX ← MONITOR/MWAIT Leaf;  
ECX ← MONITOR/MWAIT Leaf;  
EDX ← MONITOR/MWAIT Leaf;

BREAK;

EAX = 6H:
EAX ← Thermal and Power Management Leaf; (* See Table 2-8. *)  
EBX ← Thermal and Power Management Leaf;  
ECX ← Thermal and Power Management Leaf;  
EDX ← Thermal and Power Management Leaf;

BREAK;

EAX = 7H:
EAX ← Structured Extended Feature Leaf; (* See Table 2-8. *)  
EBX ← Structured Extended Feature Leaf;  
ECX ← Structured Extended Feature Leaf;  
EDX ← Structured Extended Feature Leaf;

BREAK;

EAX = 8H:
EAX ← Reserved = 0;  
EBX ← Reserved = 0;
ECX ← Reserved = 0;
EDX ← Reserved = 0;
BREAK;

EAX = 9H:
EAX ← Direct Cache Access Information Leaf; (* See Table 2-8. *)
EBX ← Direct Cache Access Information Leaf;
ECX ← Direct Cache Access Information Leaf;
EDX ← Direct Cache Access Information Leaf;
BREAK;

EAX = AH:
EAX ← Architectural Performance Monitoring Leaf; (* See Table 2-8. *)
EBX ← Architectural Performance Monitoring Leaf;
ECX ← Architectural Performance Monitoring Leaf;
EDX ← Architectural Performance Monitoring Leaf;
BREAK

EAX = BH:
EAX ← Extended Topology Enumeration Leaf; (* See Table 2-8. *)
EBX ← Extended Topology Enumeration Leaf;
ECX ← Extended Topology Enumeration Leaf;
EDX ← Extended Topology Enumeration Leaf;
BREAK;

EAX = CH:
EAX ← Reserved = 0;
EBX ← Reserved = 0;
ECX ← Reserved = 0;
EDX ← Reserved = 0;
BREAK;

EAX = DH:
EAX ← Processor Extended State Enumeration Leaf; (* See Table 2-8. *)
EBX ← Processor Extended State Enumeration Leaf;
ECX ← Processor Extended State Enumeration Leaf;
EDX ← Processor Extended State Enumeration Leaf;
BREAK;

EAX = 14H:
EAX ← Intel Processor Trace Enumeration Leaf; (* See Table 2-8. *)
EBX ← Intel Processor Trace Enumeration Leaf;
ECX ← Intel Processor Trace Enumeration Leaf;
EDX ← Intel Processor Trace Enumeration Leaf;
BREAK;

EAX = 16H:
EAX ← Processor Frequency Information Enumeration Leaf; (* See Table 2-8. *)
EBX ← Processor Frequency Information Enumeration Leaf;
ECX ← Processor Frequency Information Enumeration Leaf;
EDX ← Processor Frequency Information Enumeration Leaf;
BREAK;

BREAK;

EAX = 80000000H:
EAX ← Highest extended function input value understood by CPUID;
EBX ← Reserved;
ECX ← Reserved;
EDX ← Reserved;
BREAK;

EAX = 80000001H:
EAX ← Reserved;
EBX ← Reserved;
ECX ← Extended Feature Bits (* See Table 2-8.*);
EDX ← Extended Feature Bits (* See Table 2-8.*);

BREAK;
EAX = 80000002H:
   EAX ← Processor Brand String;
   EBX ← Processor Brand String, continued;
   ECX ← Processor Brand String, continued;
   EDX ← Processor Brand String, continued;

BREAK;
EAX = 80000003H:
   EAX ← Processor Brand String, continued;
   EBX ← Processor Brand String, continued;
   ECX ← Processor Brand String, continued;
   EDX ← Processor Brand String, continued;

BREAK;
EAX = 80000004H:
   EAX ← Processor Brand String, continued;
   EBX ← Processor Brand String, continued;
   ECX ← Processor Brand String, continued;
   EDX ← Processor Brand String, continued;

BREAK;
EAX = 80000005H:
   EAX ← Reserved = 0;
   EBX ← Reserved = 0;
   ECX ← Reserved = 0;
   EDX ← Reserved = 0;

BREAK;
EAX = 80000006H:
   EAX ← Reserved = 0;
   EBX ← Reserved = 0;
   ECX ← Cache information;
   EDX ← Reserved = 0;

BREAK;
EAX = 80000007H:
   EAX ← Reserved = 0;
   EBX ← Reserved = 0;
   ECX ← Reserved = 0;
   EDX ← Reserved = 0;

BREAK;
EAX = 80000008H:
   EAX ← Reserved = 0;
   EBX ← Reserved = 0;
   ECX ← Reserved = 0;
   EDX ← Reserved = 0;

BREAK;
DEFAULT: (* EAX = Value outside of recognized range for CPUID. *)
   (* If the highest basic information leaf data depend on ECX input value, ECX is honored.*)
   EAX ← Reserved; (* Information returned for highest basic information leaf. *)
   EBX ← Reserved; (* Information returned for highest basic information leaf. *)
   ECX ← Reserved; (* Information returned for highest basic information leaf. *)
   EDX ← Reserved; (* Information returned for highest basic information leaf. *)

BREAK;
ESAC;
Flags Affected
None.

Exceptions (All Operating Modes)
#UD If the LOCK prefix is used.

In earlier IA-32 processors that do not support the CPUID instruction, execution of the instruction results in an invalid opcode (#UD) exception being generated.§
This page was intentionally left blank.
This chapter describes the operating system programming considerations for supporting the following extended processor states: 512-bit ZMM registers and opmask k-registers. These system programming requirements apply to AVX-512 Foundation instructions and other 512-bit instructions described in Chapter 7.

The basic requirements for an operating system using XSAVE/XRSTOR to manage processor extended states, e.g. YMM registers, can be found in Chapter 13 of Intel 64 and IA-32 Architectures Software Developer’s Manual, Volumes 3A. This chapter covers additional requirements for OS to support ZMM and opmask register states.

3.1 AVX-512 STATE, EVEX PREFIX AND SUPPORTED OPERATING MODES

AVX-512 instructions are encoded using EVEX prefix. The EVEX encoding scheme can support 512-bit, 256-bit and 128-bit instructions that operate on opmask register, ZMM, YMM and XMM states.

For processors that support AVX-512 family of instructions, the extended processor states (ZMM and opmask registers) exist in all operating modes. However, the access to those states may vary in different modes. The processor’s support for instruction extensions that employ EVEX prefix encoding is independent of the processor’s support for using XSAVE/XRSTOR/XSAVEOPT to those states.

Instructions requiring EVEX prefix encoding generally are supported in 64-bit, 32-bit modes, and 16-bit protected mode. They are not supported in Real mode, Virtual-8086 mode or entering into SMM mode.

Note that bits MAX_VL-1:256 (511:256) of ZMM register state are maintained across transitions into and out of these modes. Because the XSAVE/XRSTOR/XSAVEOPT instruction can operate in all operating modes, it is possible that the processor’s ZMM register state can be modified by software in any operating mode by executing XRSTOR. The ZMM registers can be updated by XRSTOR using the state information stored in the XSAVE/XRSTOR area residing in memory.

3.2 AVX-512 STATE MANAGEMENT

Operating systems must use the XSAVE/XRSTOR/XSAVEOPT instructions for ZMM and opmask state management. An OS must enable its ZMM and opmask state management to support AVX-512 Foundation instructions. Otherwise, an attempt to execute an instruction in AVX-512 Foundation instructions (including a scalar 128-bit SIMD instructions using EVEX encoding) will cause a #UD exception. An operating system, which enabled AVX-512 state to support AVX-512 Foundation instructions, is also sufficient to support the rest of AVX-512 family of instructions.

3.2.1 Detection of ZMM and Opmask State Support

Hardware support of the extended state components for executing AVX-512 Foundation instructions is queried through the main leaf of CPUID leaf function 0DH with index ECX = 0. Specifically, the return value in EDX:EAX of CPUID.(EAX=0DH, ECX=0) provides a 64-bit wide bit vector of hardware support of processor state components, beginning with bit 0 of EAX corresponding to x87 FPU state, CPUID.(EAX=0DH, ECX=0):EAX[1] corresponding to SSE state (XMM registers and MXCSR), CPUID.(EAX=0DH, ECX=0):EAX[2] corresponding to YMM states.

The ZMM and opmasks states consist of three additional components in the XSAVE/XRSTOR state save area:

- The opmask register state component represents eight 64-bit opmask registers. Processor support for this component state is indicated by CPUID.(EAX=0DH, ECX=0):EAX[5].
- The ZMM_Hi256 component represents the high 256 bits of the low 16 ZMM registers, i.e. ZMM0..15[511:256]. Processor support for this component state is indicated by CPUID.(EAX=0DH, ECX=0):EAX[6].
- The Hi16_ZMM component represents the full 512 bits of the high 16 ZMM registers, i.e. ZMM16..31[511:0]. Processor support for this component state is indicated by CPUID.(EAX=0DH, ECX=0):EAX[7].
Each component state has a corresponding enable it in the XCR0 register. Operating system must use XSETBV to set these three enable bits to enable AVX-512 Foundation instructions to be decoded. The location of bit vector representing the AVX-512 states, matching the layout of the XCR0 register, is provided in the following figure.

### Figure 3-1. Bit Vector and XCR0 Layout of Extended Processor State Components

#### 3.2.2 Enabling of ZMM and Opmask Register State

An OS can enable ZMM and opmask register state support with the following steps:

- Verify the processor supports XSAVE/XRSTOR/XSETBV/XGETBV instructions and the XCR0 register by checking CPUID.1.ECX.XSAVE[bit 26]=1.
- Verify the processor supports SSE, YMM, ZMM_Hi256, Hi16_ZMM, and opmask states (i.e. bits 2:1 and 7:5 of XCR0 are valid) by checking CPUID.(EAX=0DH, ECX=0):EAX[7:5].

The OS must determine the buffer size requirement for the XSAVE area that will be used by XSAVE/XRSTOR. Note that even though ZMM8-ZMM31 are not accessible in 32 bit mode, a 32 bit OS is still required to allocate the buffer for the entire ZMM state.

- Set CR4.OSXSAVE[bit 18]=1 to enable the use of XSETBV/XGETBV instructions to write/read the XCR0 register.
- Supply an appropriate mask via EDX:EAX to execute XSETBV to enable the processor state components that the OS wishes to manage using XSAVE/XRSTOR instruction.

To enable ZMM and opmask register state, system software must use a EDX:EAX mask of 111xx111b when executing XSETBV.

#### Table 3-1. XCR0 Processor State Components

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - x87</td>
<td>This bit 0 must be 1. An attempt to write 0 to this bit causes a #GP exception.</td>
</tr>
<tr>
<td>1 - SSE</td>
<td>If 1, the processor supports SSE state (MXCSR and XMM registers) management using XSAVE, XSAVEOPT, and XRSTOR. This bit must be set to ‘1’ to enable AVX-512 Foundation instructions.</td>
</tr>
<tr>
<td>2 - YMM_Hi128</td>
<td>If 1, the processor supports YMM_hi128 state management (upper 128 bits of YMM0-15) using XSAVE, XSAVEOPT, and XRSTOR. This bit must be set to ‘1’ to enable AVX-512 Foundation instructions.</td>
</tr>
<tr>
<td>3 - BNDREGS</td>
<td>If 1, the processor supports Intel Memory Protection Extensions (Intel MPX) bound register state management using XSAVE, XSAVEOPT, and XRSTOR. See Section 9.3.2 for system programming requirement to enable Intel MPX.</td>
</tr>
<tr>
<td>4 - BNDCSR</td>
<td>If 1, the processor supports Intel MPX bound configuration and status management using XSAVE, XSAVEOPT, and XRSTOR. See Section 9.3.2 for system programming requirement to enable Intel MPX.</td>
</tr>
</tbody>
</table>
3.2.3 Enabling of SIMD Floating-Exception Support

AVX-512 Foundation instructions may generate SIMD floating-point exceptions. An OS must enable SIMD floating-point exception support by setting CR4.OSXMMEXCPT[bit 10]=1.

The effect of CR4 setting that affects AVX-512 Foundation instructions is the same as for AVX and FMA enabling as listed in Table 3-2.

### Table 3-2. CR4 Bits for AVX-512 Foundation Instructions Technology Support

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>CR4.OSXSAVE[bit 18]</td>
<td>If set, the OS supports use of XSETBV/XGETBV instruction to access the XCR0 register, XSAVE/XRSTOR to manage processor extended states. Must be set to ‘1’ to enable AVX-512 Foundation, AVX2, FMA, and AVX instructions.</td>
</tr>
<tr>
<td>CR4.OSXMMEXCPT[bit 10]</td>
<td>Must be set to 1 to enable SIMD floating-point exceptions. This applies to SIMD floating-point instructions across AVX-512 Foundation, AVX and FMA, and legacy 128-bit SIMD floating-point instructions operating on XMM registers.</td>
</tr>
<tr>
<td>CR4.OSFXSR[bit 9]</td>
<td>Must be set to 1 to enable legacy 128-bit SIMD instructions operating on XMM state. Not needed to enable AVX-512 Foundation, AVX2, FMA, and AVX instructions.</td>
</tr>
</tbody>
</table>

3.2.4 The Layout of XSAVE Sate Save Area

The OS must determine the buffer size requirement by querying CPUID with EAX=0DH, ECX=0. If the OS wishes to enable all processor extended state components in the XCR0, it can allocate the buffer size according to CPUID.(EAX=0DH, ECX=0):ECX.

After the memory buffer for XSAVE is allocated, the entire buffer must be cleared prior to executing XSAVE.

The XSAVE area layout currently defined in Intel Architecture is listed in Table 3-3. The register fields of the first 512 byte of the XSAVE area are identical to those of the FXSAVE/FXRSTOR area.

The layout of the XSAVE Area for additional processor components (512-bit ZMM register, 32 ZMM registers, opmask registers) are to be determined later.

### Table 3-1. XCR0 Processor State Components

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>5 - Opmask</td>
<td>If 1, the processor supports the opmask state management using XSAVE, XSAVEOPT, and XRSTOR. This bit must be set to ‘1’ to enable AVX-512 Foundation instructions.</td>
</tr>
<tr>
<td>6 - ZMM_Hi256</td>
<td>If 1, the processor supports ZMM_Hi256 state (the upper 256 bits of the low 16 ZMM registers) management using XSAVE, XSAVEOPT, and XRSTOR. This bit must be set to ‘1’ to enable AVX-512 Foundation instructions.</td>
</tr>
<tr>
<td>7 - Hi16_ZMM</td>
<td>If 1, the processor supports Hi16-_ZMM state (the full 512 bits of the high16 ZMM registers) management using XSAVE, XSAVEOPT, and XRSTOR. This bit must be set to ‘1’ to enable AVX-512 Foundation instructions.</td>
</tr>
</tbody>
</table>
The format of the header is as follows (see Table 3-4):

<table>
<thead>
<tr>
<th>15:8</th>
<th>7:0</th>
<th>Byte Offset from Header</th>
<th>Byte Offset from XSAVE Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved (Must be zero)</td>
<td>XSTATE_BV</td>
<td>0</td>
<td>512</td>
</tr>
<tr>
<td>Reserved</td>
<td>Reserved (Must be zero)</td>
<td>16</td>
<td>528</td>
</tr>
<tr>
<td>Reserved</td>
<td>Reserved</td>
<td>32</td>
<td>544</td>
</tr>
<tr>
<td>Reserved</td>
<td>Reserved</td>
<td>48</td>
<td>560</td>
</tr>
</tbody>
</table>

The layout of the Ext_Save_Area[YMM_Hi128] contains 16 of the upper 128-bits of the YMM registers, it is shown in Table 3-5.

<table>
<thead>
<tr>
<th>31 16</th>
<th>15 0</th>
<th>Byte Offset from YMM_Hi128_Save_Area</th>
<th>Byte Offset from XSAVE Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>YMM1[255:128]</td>
<td>YMM0[255:128]</td>
<td>0</td>
<td>576</td>
</tr>
</tbody>
</table>

The layout of the Ext_SAVE_Area_3[BNDREGS] contains bounds register state of the Intel Memory Protection Extensions (Intel MPX), which is described in Section 9.3.2.

The layout of the Ext_SAVE_Area_4[BNDCSR] contains the processor state of bounds configuration and status of Intel MPX, which is described in Section 9.3.2.

The layout of the Ext_SAVE_Area_5[OPmask] contains 8 64-bit mask register as shown in Table 3-6.
The layout of the `Ext_SAVE_Area_6[ZMM_Hi256]` is shown below in Table 3-7.

### Table 3-7. XSAVE Save Area Layout for ZMM State of the High 256 Bits of ZMM0-ZMM15 Registers

<table>
<thead>
<tr>
<th>63 32 31 0</th>
<th>Byte Offset from ZMM_Hi256_Save_Area</th>
<th>Byte Offset from XSAVE Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZMM1[511:256]</td>
<td>ZMM0[511:256]</td>
<td>0</td>
</tr>
<tr>
<td>ZMM3[511:256]</td>
<td>ZMM2[511:256]</td>
<td>64</td>
</tr>
<tr>
<td>ZMM7[511:256]</td>
<td>ZMM6[511:256]</td>
<td>192</td>
</tr>
<tr>
<td>ZMM9[511:256]</td>
<td>ZMM8[511:256]</td>
<td>256</td>
</tr>
</tbody>
</table>

The layout of the `Ext_SAVE_Area_7[Hi16_ZMM]` corresponding to the upper new 16 ZMM registers is shown below in Table 3-8.

### Table 3-8. XSAVE Save Area Layout for ZMM State of ZMM16-ZMM31 Registers

<table>
<thead>
<tr>
<th>127 64 63 0</th>
<th>Byte Offset from Hi16_ZMM_Save_Area</th>
<th>Byte Offset from XSAVE Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZMM17[511:0]</td>
<td>ZMM16[511:0]</td>
<td>0</td>
</tr>
<tr>
<td>ZMM19[511:0]</td>
<td>ZMM18[511:0]</td>
<td>128</td>
</tr>
<tr>
<td>ZMM21[511:0]</td>
<td>ZMM20[511:0]</td>
<td>256</td>
</tr>
<tr>
<td>ZMM23[511:0]</td>
<td>ZMM22[511:0]</td>
<td>384</td>
</tr>
<tr>
<td>ZMM25[511:0]</td>
<td>ZMM24[511:0]</td>
<td>512</td>
</tr>
<tr>
<td>ZMM27[511:0]</td>
<td>ZMM26[511:0]</td>
<td>640</td>
</tr>
<tr>
<td>ZMM29[511:0]</td>
<td>ZMM28[511:0]</td>
<td>768</td>
</tr>
<tr>
<td>ZMM31[511:0]</td>
<td>ZMM30[511:0]</td>
<td>896</td>
</tr>
</tbody>
</table>

### 3.2.5 XSAVE/XRSTOR Interaction with YMM State and MXCSR

The processor’s actions as a result of executing XRSTOR, on the MXCSR, XMM and YMM registers, are listed in Table 3-9. The XMM registers may be initialized by the processor (See XRSTOR operation in *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B*). When the MXCSR register is updated from memory, reserved bit checking is enforced. XSAVE / XRSTOR will save / restore the MXCSR only if the AVX or SSE bits are set in the EDX:EAX mask.

The XSAVE SAVE_AREA layout for Opmask registers is shown below in Table 3-6.

### Table 3-6. XSAVE Save Area Layout for Opmask Registers

<table>
<thead>
<tr>
<th>15 8 7 0</th>
<th>Byte Offset from OPMASK_Save_Area</th>
<th>Byte Offset from XSAVE Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>K1[63:0]</td>
<td>K0[63:0]</td>
<td>0</td>
</tr>
<tr>
<td>K3[63:0]</td>
<td>K2[63:0]</td>
<td>16</td>
</tr>
<tr>
<td>K5[63:0]</td>
<td>K4[63:0]</td>
<td>32</td>
</tr>
<tr>
<td>K7[63:0]</td>
<td>K6[63:0]</td>
<td>48</td>
</tr>
</tbody>
</table>
3.2.6 XSAVE/XRSTOR/XSAVEOPT and Managing ZMM and Opmask States

The requirements for managing ZMM_Hi256, Hi16_ZMM and Opmask registers using XSAVE/XRSTOR/XSAVEOPT are simpler than those listed in Section 3.2.5. Because each of the three components (ZMM_Hi256, Hi16_ZMM and Opmask registers) can be managed independently of one another by XSAVE/XRSTOR/XSAVEOPT according to the corresponding bits in the bit vectors: EDX:EAX, XSAVE_BV, XCR0_MASK, independent of MXCSR:

- For using XSAVE with Opmask/ZMM_Hi256/Hi16_ZMM, XSAVE/XSAVEOPT will save the component to memory and mark the corresponding bits in the XSTATE_BV of the XSAVE header, if that component is specified in EDX:EAX as input to XSAVE/XSAVEOPT.
- XRSTOR will restore the Opmask/ZMM_Hi256/Hi16_ZMM components by checking the corresponding bits in both the input bit vector in EDX:EAX of XRSTOR and in XSTATE_BV of the header area in the following ways:
  - If the corresponding bit in EDX:EAX is set and XSTATE_BV is INIT, that component will be initialized,
  - If the corresponding bit in EDX:EAX is set and XSTATE_BV is set, that component will be restored from memory,
  - If the corresponding bit in EDX:EAX is not set, that component will remain unchanged.
- To enable AVX-512 Foundation instructions, all three components (Opmask/ZMM_Hi256/Hi16_ZMM) in XCR0 must be set.

---

**Table 3-9. XRSTOR Action on MXCSR, XMM Registers, YMM Registers**

<table>
<thead>
<tr>
<th>EDX:EAX</th>
<th>XSTATE_BV</th>
<th>MXCSR</th>
<th>YMM_Hi128 Registers</th>
<th>XMM Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 2</td>
<td>Bit 1</td>
<td>Bit 2</td>
<td>Bit 1</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>X X</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>0 1</td>
<td>X 0</td>
<td>Load/Check</td>
<td>None</td>
<td>Init by processor</td>
</tr>
<tr>
<td>0 1</td>
<td>X 1</td>
<td>Load/Check</td>
<td>None</td>
<td>Load</td>
</tr>
<tr>
<td>1 0</td>
<td>0 X</td>
<td>Load/Check</td>
<td>Init by processor</td>
<td>None</td>
</tr>
<tr>
<td>1 0</td>
<td>1 X</td>
<td>Load/Check</td>
<td>Load</td>
<td>None</td>
</tr>
<tr>
<td>1 1</td>
<td>0 0</td>
<td>Load/Check</td>
<td>Init by processor</td>
<td>Init by processor</td>
</tr>
<tr>
<td>1 1</td>
<td>0 1</td>
<td>Load/Check</td>
<td>Init by processor</td>
<td>Load</td>
</tr>
<tr>
<td>1 1</td>
<td>1 0</td>
<td>Load/Check</td>
<td>Load</td>
<td>Init by processor</td>
</tr>
<tr>
<td>1 1</td>
<td>1 1</td>
<td>Load/Check</td>
<td>Load</td>
<td>Load</td>
</tr>
</tbody>
</table>

**Table 3-10. XSAVE Action on MXCSR, XMM, YMM Register**

<table>
<thead>
<tr>
<th>EDX:EAX</th>
<th>XCR0_MASK</th>
<th>MXCSR</th>
<th>YMM_H Registers</th>
<th>XMM Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 2</td>
<td>Bit 1</td>
<td>Bit 2</td>
<td>Bit 1</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>X X</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>0 1</td>
<td>X 1</td>
<td>Store</td>
<td>None</td>
<td>Store</td>
</tr>
<tr>
<td>0 1</td>
<td>X 0</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>1 0</td>
<td>0 X</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>1 0</td>
<td>1 1</td>
<td>Store</td>
<td>Store</td>
<td>None</td>
</tr>
<tr>
<td>1 1</td>
<td>0 0</td>
<td>None</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>1 1</td>
<td>0 1</td>
<td>Store</td>
<td>None</td>
<td>Store</td>
</tr>
<tr>
<td>1 1</td>
<td>1 1</td>
<td>Store</td>
<td>Store</td>
<td>Store</td>
</tr>
</tbody>
</table>
The processor supplied INIT values for each processor state component used by XRSTOR is listed in Table 3-11.

### Table 3-11. Processor Supplied Init Values XRSTOR May Use

<table>
<thead>
<tr>
<th>Processor State Component</th>
<th>Processor Supplied Register Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>x87 FPU State</td>
<td>FCW ← 037FH; FTW ← 0FFFFH; FSW ← 0H; FPU CS ← 0H; FPU DS ← 0H; FPU IP ← 0H; FPU DP ← 0; ST0-ST7 ← 0;</td>
</tr>
<tr>
<td>SSE State^1</td>
<td>If 64-bit Mode: XMM0-XMM15 ← 0H; Else XMM0-XMM7 ← 0H</td>
</tr>
<tr>
<td>YMM_HI128 State^1</td>
<td>If 64-bit Mode: YMM0_H-YMM15_H ← 0H; Else YMM0_H-YMM7_H ← 0H</td>
</tr>
<tr>
<td>OPMASK State^1</td>
<td>If 64-bit Mode: K0-K7 ← 0H;</td>
</tr>
<tr>
<td>ZMM_HI256 State^1</td>
<td>If 64-bit Mode: ZMM0_H-ZMM15_H ← 0H; Else ZMM0_H-ZMM7_H ← 0H</td>
</tr>
<tr>
<td>HI16_ZMM State^1</td>
<td>If 64-bit Mode: ZMM16-ZMM31 ← 0H;</td>
</tr>
</tbody>
</table>

**NOTES:**
1. MXCSR state is not updated by processor supplied values. MXCSR state can only be updated by XRSTOR from state information stored in XSAVE/XRSTOR area.

### 3.3 RESET BEHAVIOR

At processor reset
- YMM0-15 bits[255:0] are set to zero.
- ZMM0-15 bits [511:256] are set to zero.
- ZMM16-31 are set to zero.
- Opmask register K0-7 are set to 0x0H.
- XCR0[2:1] is set to zero, XCR0[0] is set to 1.
- XCR0[7:6] and is set to zero, XCR0[Opmask] is set to 0.
- CR4.OSXSAVE[bit 18] (and its mirror CPUID.1.ECX.OSXSAVE[bit 27]) is set to 0.

### 3.4 EMULATION

Setting the CR0.EM bit to 1 provides a technique to emulate Legacy SSE floating-point instruction sets in software. This technique is not supported with AVX instructions, nor FMA instructions.

If an operating system wishes to emulate AVX instructions, set XCR0[2:1] to zero. This will cause AVX instructions to #UD. Emulation of FMA by operating system can be done similarly as with emulating AVX instructions.

### 3.5 WRITING FLOATING-POINT EXCEPTION HANDLERS

AVX-512, AVX and FMA floating-point exceptions are handled in an entirely analogous way to Legacy SSE floating-point exceptions. To handle unmasked SIMD floating-point exceptions, the operating system or executive must provide an exception handler. The section titled "SSE and SSE2 SIMD Floating-Point Exceptions" in Chapter 11, "Programming with Streaming SIMD Extensions 2 (SSE2)," of the *IA-32 Intel® Architecture Software Developer's Manual, Volume 1*, describes the SIMD floating-point exception classes and gives suggestions for writing an exception handler to handle them.

To indicate that the operating system provides a handler for SIMD floating-point exceptions (#XM), the CR4.OSXSAVE-MEXCPT flag (bit 10) must be set.
This page was intentionally left blank.
4.1 OVERVIEW SECTION

This chapter describes the details of AVX-512 instruction encoding system. The AVX-512 Foundation instruction described in Chapter 5 use a new prefix (called EVEX). Opmask instructions described in Chapter 6 are encoded using the VEX prefix. The EVEX prefix has some parts resembling the instruction encoding scheme using the VEX prefix, and many other capabilities not available with the VEX prefix. The EVEX encoding architecture also applies to other 512-bit instructions described in Chapter 7.

The significant feature differences between EVEX and VEX are summarized below.

- EVEX is a 4-Byte prefix (the first byte must be 62H); VEX is either a 2-Byte (C5H is the first byte) or 3-Byte (C4H is the first byte) prefix.
- EVEX prefix can encode 32 vector registers (XMM/YMM/ZMM) in 64-bit mode.
- EVEX prefix can encode an opmask register for conditional processing or selection control in EVEX-encoded vector instructions; opmask instructions, whose source/destination operands are opmask registers and treat the content of an opmask register as a single value, are encoded using the VEX prefix.
- EVEX memory addressing with disp8 form uses a compressed disp8 encoding scheme to improve encoding density of the instruction byte stream.
- EVEX prefix can encode functionality that are specific to instruction classes (e.g. packed instruction with "load+op" semantic can support embedded broadcast functionality, floating-point instruction with rounding semantic can support static rounding functionality, floating-point instruction with non-rounding arithmetic semantic can support "suppress all exceptions" functionality).

4.2 INSTRUCTION FORMAT AND EVEX

The placement of the EVEX prefix in an IA instruction is represented in Figure 4-1:

The EVEX prefix is a 4-byte prefix, with the first two bytes derived from unused encoding form of the 32-bit-mode-only BOUND instruction. The layout of the EVEX prefix is shown in Figure 4-2. The first byte must be 62H, followed by three payload bytes, denoted as P0, P1, and P2 individually or collectively as P[23:0] (see Figure 4-2).
The bit fields in P[23:0] are divided into the following functional groups (Table 4-1 provides a tabular summary):

- Reserved bits: P[3:2] must be 0, otherwise #UD.
- Fixed-value bit: P[10] must be 1, otherwise #UD.
- Compressed legacy prefix/escape bytes: P[1:0] is identical to the lowest 2 bits of VEX.mmmmm; P[9:8] is identical to VEX.pp.
- Operand specifier modifier bits for vector register, general purpose register, memory addressing: P[7:5] allows access to the next set of 8 registers beyond the low 8 registers when combined with ModR/M register specifiers.
- Operand specifier modifier bit for vector register: P[4] (or EVEX.R') allows access to the high 16 vector register set when combined with P[7] and ModR/M.reg specifier; P[6] can also provide access to a high 16 vector register when SIB/VSIB addressing are not needed.

![Figure 4-2. Bit Field Layout of the EVEX Prefix](image)

**Table 4-1. EVEX Prefix Bit Field Functional Grouping**

<table>
<thead>
<tr>
<th>Notation</th>
<th>Bit field Group</th>
<th>Position</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>--</td>
<td>Reserved</td>
<td>P[3 : 2]</td>
<td>Must be 0</td>
</tr>
<tr>
<td>--</td>
<td>Fixed Value</td>
<td>P[10]</td>
<td>Must be 1</td>
</tr>
<tr>
<td>EVEX.mm</td>
<td>Compressed legacy escape</td>
<td>P[1:0]</td>
<td>Identical to low two bits of VEX.mmmmm</td>
</tr>
<tr>
<td>EVEX.pp</td>
<td>Compressed legacy prefix</td>
<td>P[9 : 8]</td>
<td>Identical to VEX.pp</td>
</tr>
<tr>
<td>EVEX.RXB</td>
<td>Next-8 register specifier modifier</td>
<td>P[7 : 5]</td>
<td>Combine with ModR/M.reg, ModR/M.rm (base, index/vidx)</td>
</tr>
<tr>
<td>EVEXX</td>
<td>High-16 register specifier modifier</td>
<td>P[6]</td>
<td>Combine with EVEX.B and ModR/M.rm, when SIB/VSIB absent</td>
</tr>
<tr>
<td>EVEX.vvvv</td>
<td>NDS register specifier</td>
<td>P[14 : 11]</td>
<td>Same as VEX.vvvv</td>
</tr>
<tr>
<td>EVEXV'</td>
<td>High-16 NDS/VIDX register specifier</td>
<td>P[19]</td>
<td>Combine with EVEX.vvvv or when VSIB present</td>
</tr>
<tr>
<td>EVEX.aaa</td>
<td>Embedded opmask register specifier</td>
<td>P[18 : 16]</td>
<td></td>
</tr>
<tr>
<td>EVEX.w</td>
<td>Osize promotion/Opcode extension</td>
<td>P[15]</td>
<td></td>
</tr>
<tr>
<td>EVEX.z</td>
<td>Zeroing/Merging</td>
<td>P[23]</td>
<td></td>
</tr>
<tr>
<td>EVEX.b</td>
<td>Broadcast/RC/SAE Context</td>
<td>P[20]</td>
<td></td>
</tr>
<tr>
<td>EVEX.L'L</td>
<td>Vector length/RC</td>
<td>P[22 : 21]</td>
<td></td>
</tr>
</tbody>
</table>

The bit fields in P[23:0] are divided into the following functional groups (Table 4-1 provides a tabular summary):

- Reserved bits: P[3:2] must be 0, otherwise #UD.
- Fixed-value bit: P[10] must be 1, otherwise #UD.
- Compressed legacy prefix/escape bytes: P[1:0] is identical to the lowest 2 bits of VEX.mmmmm; P[9:8] is identical to VEX.pp.
- Operand specifier modifier bits for vector register, general purpose register, memory addressing: P[7:5] allows access to the next set of 8 registers beyond the low 8 registers when combined with ModR/M register specifiers.
- Operand specifier modifier bit for vector register: P[4] (or EVEX.R') allows access to the high 16 vector register set when combined with P[7] and ModR/M.reg specifier; P[6] can also provide access to a high 16 vector register when SIB/VSIB addressing are not needed.

Ref. # 319433-023
• **EVEX.W**: P[15] is similar to VEX.W which serves either as opcode extension bit or operand size promotion to 64-bit in 64-bit mode.

• Vector destination merging/zeroing: P[23] encodes the destination result behavior which either zeroes the masked elements or leave masked element unchanged.

• Broadcast/Static-rounding/SAE context bit: P[20] encodes multiple functionality, which differs across different classes of instructions and can affect the meaning of the remaining field (EVEX.L'L). The functionality for the following instruction classes are:
  — Broadcasting a single element across the destination vector register: this applies to the instruction class with Load+Op semantic where one of the source operand is from memory.
  — Redirect L'L field (P[22:21]) as static rounding control for floating-point instructions with rounding semantic. Static rounding control overrides MXCSR.RC field and implies “Suppress all exceptions” (SAE).
  — Enable SAE for floating-point instructions with arithmetic semantic that is not rounding.
  — For instruction classes outside of the afore-mentioned three classes, setting EVEX.b will cause #UD.

• **Vector length/rounding control specifier**: P[22:21] can server one of three functionality:
  — vector length information for packed vector instructions,
  — ignored for instructions operating on vector register content as a single data element,
  — rounding control for floating-point instructions that have a rounding semantic and whose source and destination operands are all vector registers.

### 4.3 REGISTER SPECIFIER ENCODING AND EVEX

EVEX-encoded instruction can access 8 opmask registers, 16 general-purpose registers and 32 vector registers in 64-bit mode (8 general-purpose registers and 8 vector registers in non-64-bit modes). EVEX-encoding can support instruction syntax that access up to 4 instruction operands. Normal memory addressing modes and VSIB memory addressing are supported with EVEX prefix encoding. The mapping of register operands used by various instruction syntax and memory addressing in 64-bit mode are shown in Table 4-2. Opmask register encoding is described in Section 4.3.1.

**Table 4-2. 32-Register Support in 64-bit Mode Using EVEX with Embedded REX Bits**

<table>
<thead>
<tr>
<th>Reg</th>
<th>4&lt;sup&gt;1&lt;/sup&gt;</th>
<th>3</th>
<th>[2:0]</th>
<th>Reg. Type</th>
<th>Common Usages</th>
</tr>
</thead>
<tbody>
<tr>
<td>REG</td>
<td>EVEX.R'</td>
<td>REX.R</td>
<td>modrm.reg</td>
<td>GPR, Vector</td>
<td>Destination or Source</td>
</tr>
<tr>
<td>NDS/NDD</td>
<td>EVEX.V'</td>
<td>EVEX.vvvv</td>
<td></td>
<td>GPR, Vector</td>
<td>2ndSource or Destination</td>
</tr>
<tr>
<td>RM</td>
<td>EVEX.X</td>
<td>EVEX.B</td>
<td>modrm.r/m</td>
<td>GPR, Vector</td>
<td>1st Source or Destination</td>
</tr>
<tr>
<td>BASE</td>
<td>0</td>
<td>EVEX.B</td>
<td>modrm.r/m</td>
<td>GPR</td>
<td>memory addressing</td>
</tr>
<tr>
<td>INDEX</td>
<td>0</td>
<td>EVEX.X</td>
<td>sib.index</td>
<td>GPR</td>
<td>memory addressing</td>
</tr>
<tr>
<td>VIDX</td>
<td>EVEX.V'</td>
<td>EVEX.X</td>
<td>sib.index</td>
<td>Vector</td>
<td>VSIB memory addressing</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Not applicable for accessing general purpose registers.

The mapping of register operands used by various instruction syntax and memory addressing in 32-bit modes are shown in Table 4-3.

**Table 4-3. EVEX Encoding Register Specifiers in 32-bit Mode**

<table>
<thead>
<tr>
<th>[2:0]</th>
<th>Reg. Type</th>
<th>Common Usages</th>
</tr>
</thead>
<tbody>
<tr>
<td>REG</td>
<td>modrm.reg</td>
<td>GPR, Vector</td>
</tr>
</tbody>
</table>
4.3.1 Opmask Register Encoding

There are eight opmask registers, k0-k7. Opmask register encoding falls into two categories:

- Opmask registers that are the source or destination operands of an instruction treating the content of opmask register as a scalar value, are encoded using the VEX prefix scheme. It can support up to three operands using standard modR/M byte's reg field and rm field and VEX.vvvv. Such a scalar opmask instruction does not support conditional update of the destination operand.

- An opmask register providing conditional processing and/or conditional update of the destination register of a vector instruction is encoded using EVEX.aaa field (see Section 4.4).

- An opmask register serving as the destination or source operand of a vector instruction is encoded using standard modR/M byte's reg field and rm fields.

4.4 Masking Support in EVEX

EVEX can encode an opmask register to conditionally control per-element computational operation and updating of result of an instruction to the destination operand. The predicate operand is known as the opmask register. The EVEX.aaa field, P[18:16] of the EVEX prefix, is used to encode one out of a set of eight 64-bit architectural registers. Note that from this set of 8 architectural registers, only k1 through k7 can be addressed as predicate operands. k0 can be used as a regular source or destination but cannot be encoded as a predicate operand.

AVX-512 instructions support two types of masking with EVEX.z bit (P[23]) controlling the type of masking:

- Merging-masking, which is the default type of masking for EVEX-encoded vector instructions, preserves the old value of each element of the destination where the corresponding mask bit has a 0. It corresponds to the case of EVEX.z = 0.

- Zeroing-masking, is enabled by having the EVEX.z bit set to 1. In this case, an element of the destination is set to 0 when the corresponding mask bit has a 0 value.

AVX-512 Foundation instructions can be divided in three different groups:

- Instructions which support “zeroing-masking”.
  - Also allow merging-masking.
• Instructions which require aaa = 000.
  • Do not allow any form of masking.
• Instructions which allow merging-masking but do not allow zeroing-masking
  • Require EVEX.z to be set to 0
  • This group is mostly composed of instructions that write to memory.
• Instructions which require aaa <> 000 do not allow EVEX.z to be set to 1.
  • Allow merging-masking and do not allow zeroing-masking, e.g., gather instructions.

4.5 COMPRESSED DISPLACEMENT (DISP8*N) SUPPORT IN EVEX

For memory addressing using disp8 form, EVEX-encoded instructions always use a compressed displacement scheme by multiplying disp8 in conjunction with a scaling factor N that is determined based on the vector length, the value of EVEX.b bit (embedded broadcast) and the input element size of the instruction. In general, the factor N corresponds to the number of bytes characterizing the internal memory operation of the input operand (e.g., 64 when the accessing a full 512-bit memory vector). The scale factor N is listed in Table 4-5 and Table 4-6 below, where EVEX encoded instructions are classified using the **tupletype** attribute. The scale factor N of each tupletype is listed based on the vector length (VL) and other factors affecting it.

Table 4-5 covers EVEX-encoded instructions which has a load semantic in conjunction with additional computational or data element movement operation, operating either on the full vector or half vector (due to conversion of numerical precision from a wider format to narrower format). EVEX.b is supported for such instructions for data element sizes which are either dword or qword (see Section 4.7).

EVEX-encoded instruction that are pure load/store, and "Load+op" instruction semantic that operate on data element size less then dword do not support broadcasting using EVEX.b. These are listed in Table 4-6. Table 4-6 also includes many broadcast instructions which perform broadcast using a subset of data elements without using EVEX.b. These instructions and a few data element size conversion instruction are covered in Table 4-6. Instruction classified in Table 4-6 do not use EVEX.b and EVEX.b must be 0, otherwise #UD will occur.

The tupletype abbreviation will be referenced in the instruction operand encoding table in the reference page of each instruction, providing the cross reference for the scaling factor N to encoding memory addressing operand.

Note that the disp8*N rules still apply when using 16b addressing.

**Table 4-5. Compressed Displacement (DISP8*N) Affected by Embedded Broadcast**

<table>
<thead>
<tr>
<th>Tupletype</th>
<th>EVEX.b</th>
<th>InputSize</th>
<th>EVEX.W</th>
<th>Broadcast</th>
<th>N (VL=128)</th>
<th>N (VL=256)</th>
<th>N (VL=512)</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full Vector (FV)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 32bit</td>
<td>0</td>
<td>none</td>
<td>16</td>
<td>32</td>
<td>64</td>
<td>Load+Op (Full Vector Dword/Qword)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 32bit</td>
<td>0</td>
<td>(1tox)</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 64bit</td>
<td>1</td>
<td>none</td>
<td>16</td>
<td>32</td>
<td>64</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 64bit</td>
<td>1</td>
<td>(1tox)</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Half Vector (HV)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 32bit</td>
<td>0</td>
<td>none</td>
<td>8</td>
<td>16</td>
<td>32</td>
<td>Load+Op (Half Vector)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 32bit</td>
<td>0</td>
<td>(1tox)</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 4-6. EVEX DISP8*N For Instructions Not Affected by Embedded Broadcast**

<table>
<thead>
<tr>
<th>Tupletype</th>
<th>InputSize</th>
<th>EVEX.W</th>
<th>N (VL=128)</th>
<th>N (VL=256)</th>
<th>N (VL=512)</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full Vector Mem (FVM)</td>
<td>N/A</td>
<td>N/A</td>
<td>16</td>
<td>32</td>
<td>64</td>
<td>Load/store or subDword full vector</td>
</tr>
</tbody>
</table>
4.6 **EVEX ENCODING OF BROADCAST/ROUNDING/SAE SUPPORT**

EVEX.b can provide three types of encoding context, depending on the instruction classes:

- Embedded broadcasting of one data element from a source memory operand to the destination for vector instructions with "load+op" semantic.
- Static rounding control overriding MXCSR.RC for floating-point instructions with rounding semantic.
- "Suppress All exceptions" (SAE) overriding MXCSR mask control for floating-point arithmetic instructions that do not have rounding semantic.

### 4.6.1 Embedded Broadcast Support in EVEX

EVEX encodes an embedded broadcast functionality that is supported on many vector instructions with 32-bit (double word or single-precision floating-point) and 64-bit data elements, and when the source operand is from memory. EVEX.b (P[20]) bit is used to enable broadcast on load-op instructions. When enabled, only one element is loaded from memory and broadcasted to all other elements instead of loading the full memory size.

The following instruction classes do not support embedded broadcasting:

- Instructions with only one scalar result is written to the vector destination.
- Instructions with explicit broadcast functionality provided by its opcode.
- Instruction semantic is a pure load or a pure store operation.

### 4.6.2 Static Rounding Support in EVEX

Static rounding control embedded in the EVEX encoding system applies only to register-to-register flavor of floating-point instructions with rounding semantic at two distinct vector lengths: (i) scalar, (ii) 512-bit. In both cases, the field EVEX.L’L expresses rounding mode control overriding MXCSR.RC if EVEX.b is set. When EVEX.b is set, "suppress all exceptions" is implied. The processor behave as if all MXCSR masking controls are set.
4.6.3  SAE Support in EVEX

The EVEX encoding system allows arithmetic floating-point instructions without rounding semantic to be encoded with the SAE attribute. This capability applies to scalar and 512-bit vector lengths, register-to-register only, by setting EVEX.b. When EVEX.b is set, “suppress all exceptions” is implied. The processor behaves as if all MXCSR masking controls are set.

4.6.4  Vector Length Orthogonality

The architecture of EVEX encoding scheme can support SIMD instructions operating at multiple vector lengths. Many AVX-512 Foundation instructions operate at 512-bit vector length. The vector length of EVEX encoded vector instructions are generally determined using the L’L field in EVEX prefix, except for 512-bit floating-point, reg-reg instructions with rounding semantic. The table below shows the vector length corresponding to various values of the L’L bits. When EVEX is used to encode scalar instructions, L’L is generally ignored.

When EVEX.b bit is set for a register-register instructions with floating-point rounding semantic, the same two bits P2[6:5] specifies rounding mode for the instruction, with implied SAE behavior. The mapping of different instruction classes relative to the embedded broadcast/rounding/SAE control and the EVEX.L’L fields are summarized in Table 4-7.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Broadcast/Rounding/SAE Context</td>
<td>EVEX.b</td>
<td>EVEX.L’L</td>
<td>EVEX.RC</td>
</tr>
<tr>
<td>Reg-reg, FP Instructions w/ rounding semantic</td>
<td>Enable static rounding control (SAE implied)</td>
<td>Vector length Implied (512 bit or scalar)</td>
<td>00b: SAE + RNE 01b: SAE + RD 10b: SAE + RU 11b: SAE + RZ</td>
</tr>
<tr>
<td>FP Instructions w/o rounding semantic, can cause #XF</td>
<td>SAE control</td>
<td>00b: 128-bit 01b: 256-bit 10b: 512-bit 11b: Reserved (#UD)</td>
<td>NA</td>
</tr>
<tr>
<td>Load+op Instructions w/ memory source</td>
<td>Broadcast Control</td>
<td></td>
<td>NA</td>
</tr>
<tr>
<td>Other Instructions (Explicit Load/Store/Broadcast/Gather/Scatter)</td>
<td>Must be 0 (otherwise #UD)</td>
<td></td>
<td>NA</td>
</tr>
</tbody>
</table>

4.7  #UD EQUATIONS FOR EVEX

Instructions encoded using EVEX can face three types of UD conditions: state dependent, opcode independent and opcode dependent.

4.7.1  State Dependent #UD

In general, attempts of execute an instruction, which required OS support for incremental extended state component, will #UD if required state components were not enabled by OS. Table 4-8 lists instruction categories with respect to required processor state components. Attempts to execute a given category of instructions while enabled states were less than the required bit vector in XCR0 shown in Table 4-8 will cause #UD.

<table>
<thead>
<tr>
<th>Instruction Categories</th>
<th>Vector Register State Access</th>
<th>Required XCR0 Bit Vector [7:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Legacy SIMD prefix encoded Instructions (e.g SSE)</td>
<td>XMM</td>
<td>xxxxxx11b</td>
</tr>
<tr>
<td>VEX-encoded instructions operating on YMM</td>
<td>YMM</td>
<td>xxxxxx11b</td>
</tr>
<tr>
<td>EVEX-encoded 128-bit instructions</td>
<td>ZMM</td>
<td>111xx111b</td>
</tr>
<tr>
<td>EVEX-encoded 256-bit instructions</td>
<td>ZMM</td>
<td>111xx111b</td>
</tr>
</tbody>
</table>
4.7.2 Opcode Independent #UD

A number of bit fields in EVEX encoded instruction must obey mode-specific but opcode-independent patterns listed in Table 4-9:

<table>
<thead>
<tr>
<th>Position</th>
<th>Notation</th>
<th>64-bit #UD</th>
<th>Non-64-bit #UD</th>
</tr>
</thead>
<tbody>
<tr>
<td>P[3 : 2]</td>
<td>--</td>
<td>if &gt; 0</td>
<td>if &gt; 0</td>
</tr>
<tr>
<td>P[10]</td>
<td>--</td>
<td>if 0</td>
<td>if 0</td>
</tr>
<tr>
<td>P[1:0]</td>
<td>EVEX.mm</td>
<td>if 00b</td>
<td>if 00b</td>
</tr>
<tr>
<td>P[7 : 6]</td>
<td>EVEX.RX</td>
<td>None (valid)</td>
<td>None (BOUND if EVEX.RX != 11b)</td>
</tr>
</tbody>
</table>

4.7.3 Opcode Dependent #UD

This section describes legal values for the rest of the EVEX bit fields. Table 4-10 lists the #UD conditions of EVEX prefix bit fields which encodes or modifies register operands:

<table>
<thead>
<tr>
<th>Notation</th>
<th>Position</th>
<th>Operand Encoding</th>
<th>64-bit #UD</th>
<th>Non-64-bit #UD</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.R</td>
<td>P[7]</td>
<td>ModRM.reg encodes k-reg</td>
<td>if EVEX.R = 0</td>
<td>None (BOUND if EVEX.RX != 11b)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.reg is opcode extension</td>
<td>None (ignored)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.reg encodes all other registers</td>
<td>None (valid)</td>
<td></td>
</tr>
<tr>
<td>EVEX.X</td>
<td>P[6]</td>
<td>ModRM.r/m encodes ZMM/YMM/XMM</td>
<td>None (valid)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.r/m encodes k-reg or GPR</td>
<td>None (ignored)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.r/m without SIB/VSIB</td>
<td>None (ignored)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.r/m with SIB/VSIB</td>
<td>None (valid)</td>
<td></td>
</tr>
<tr>
<td>EVEX.B</td>
<td>P[5]</td>
<td>ModRM.r/m encodes k-reg</td>
<td>None (ignored)</td>
<td>None (ignored)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.r/m encodes other registers</td>
<td>None (valid)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.r/m base present</td>
<td>None (valid)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.r/m base not present</td>
<td>None (ignored)</td>
<td></td>
</tr>
<tr>
<td>EVEX'R</td>
<td>P[4]</td>
<td>ModRM.reg encodes k-reg or GPR</td>
<td>if 0</td>
<td>None (ignored)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.reg is opcode extension</td>
<td>None (ignored)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>ModRM.reg encodes ZMM/YMM/XMM</td>
<td>None (valid)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>otherwise</td>
<td>if != 111b</td>
<td>if != 111b</td>
</tr>
<tr>
<td>EVEXV</td>
<td>P[19]</td>
<td>encodes ZMM/YMM/XMM</td>
<td>None (valid)</td>
<td>if 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>otherwise</td>
<td>if 0</td>
<td>if 0</td>
</tr>
</tbody>
</table>
Table 4-11 lists the #UD conditions of instruction encoding of opmask register using EVEX.aaa and EVEZ.z

### Table 4-11. #UD Conditions of Opmask Related Encoding Field

<table>
<thead>
<tr>
<th>Notation</th>
<th>Position</th>
<th>Operand Encoding</th>
<th>64-bit #UD</th>
<th>Non-64-bit #UD</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.aaa</td>
<td>P[18:16]</td>
<td>instructions do not use opmask for conditional processing&lt;sup&gt;1&lt;/sup&gt;</td>
<td>if aaa != 000b</td>
<td>if aaa != 000b</td>
</tr>
<tr>
<td></td>
<td></td>
<td>opmask used as conditional processing mask and updated at completion&lt;sup&gt;2&lt;/sup&gt;</td>
<td>if aaa = 000b</td>
<td>if aaa = 000b;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>opmask used as conditional processing</td>
<td>None (valid)&lt;sup&gt;3&lt;/sup&gt;</td>
<td>None (valid)&lt;sup&gt;1&lt;/sup&gt;</td>
</tr>
<tr>
<td>EVEX.z</td>
<td>P[23]</td>
<td>vector instructions using opmask as source or destination&lt;sup&gt;4&lt;/sup&gt;</td>
<td>if EVEX.z != 0</td>
<td>if EVEX.z != 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>store instructions or gather/scatter instructions</td>
<td>if EVEX.z != 0</td>
<td>if EVEX.z != 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>instruction supporting conditional processing mask with EVEX.aaa = 000b</td>
<td>if EVEX.z != 0</td>
<td>if EVEX.z != 0</td>
</tr>
</tbody>
</table>

**NOTES:**
1. E.g. VBROADCASTMxxx, VPMOVVM2x, VPMOVx2M
2. E.g. Gather/Scatter family
3. aaa can take any value. A value of 000 indicates that there is no masking on the instruction; in this case, all elements will be processed as if there was a mask of ‘all ones’ regardless of the actual value in K0.
4. E.g. VFPCLASSPD/PS, VCMPB/D/Q/W family, VPMOVVM2x, VPMOVx2M

Table 4-12 lists the #UD conditions of EVEX bit fields that depends on the context of EVEX.b.

### Table 4-12. #UD Conditions Dependent on EVEX.b Context

<table>
<thead>
<tr>
<th>Notation</th>
<th>Position</th>
<th>Operand Encoding</th>
<th>64-bit #UD</th>
<th>Non-64-bit #UD</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.L'Lb</td>
<td>P[22:20]</td>
<td>reg-reg, FP instructions with rounding semantic</td>
<td>None (valid)&lt;sup&gt;1&lt;/sup&gt;</td>
<td>None (valid)&lt;sup&gt;1&lt;/sup&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>other reg-reg, FP instructions that can cause #XF</td>
<td>None (valid)&lt;sup&gt;2&lt;/sup&gt;</td>
<td>None (valid)&lt;sup&gt;2&lt;/sup&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>other reg-mem instructions in Table 4-5</td>
<td>None (valid)&lt;sup&gt;3&lt;/sup&gt;</td>
<td>None (valid)&lt;sup&gt;3&lt;/sup&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>other instruction classes&lt;sup&gt;4&lt;/sup&gt; in Table 4-6</td>
<td>if EVEX.b &gt; 0</td>
<td>if EVEX.b &gt; 0</td>
</tr>
</tbody>
</table>

**NOTES:**
1. L’L specifies rounding control, see Table 4-7, supports {er} syntax.
2. L’L specifies vector length, see Table 4-7, supports {sae} syntax.
3. L’L specifies vector length, see Table 4-7, supports embedded broadcast syntax
4. L’L specifies either vector length or ignored.

### 4.8 DEVICE NOT AVAILABLE

EVX-encoded instructions follow the same rules when it comes to generating #NM (Device Not Available) exception. In particular, it is generated when CR0.TS[bit 3] = 1.

### 4.9 SCALAR INSTRUCTIONS

EVX-encoded scalar SIMD instructions can access up to 32 registers in 64-bit mode. Scalar instructions support masking (using the least significant bit of the opmask register), but broadcasting is not supported.
### 4.10 Exception Classifications of EVEX-Encoded Instructions

The exception behavior of EVEX-encoded instructions can be classified into the classes shown in the rest of this section. The classification of EVEX-encoded instructions follow a similar framework as those of AVX and AVX2 instructions using the VEX prefix. Exception types for EVEX-encoded instructions are named in the style of "E##" or with a suffix "E##XX". The "##" designation generally follows that of AVX/AVX2 instructions. The majority of EVEX encoded instruction with "Load+op" semantic supports memory fault suppression, which is represented by E##. The instructions with "Load+op" semantic but do not support fault suppression are named "E##NF". A summary table of exception classes by class names are shown below.

#### Table 4-13. EVEX-Encoded Instruction Exception Class Summary

<table>
<thead>
<tr>
<th>Exception Class</th>
<th>Instruction set</th>
<th>Mem arg</th>
<th>(#XM)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type E1</td>
<td>Vector Moves/Load/Stores</td>
<td>explicitly aligned, w/ fault suppression</td>
<td>none</td>
</tr>
<tr>
<td>Type E1NF</td>
<td>Vector Non-temporal Stores</td>
<td>explicitly aligned, no fault suppression</td>
<td>none</td>
</tr>
<tr>
<td>Type E2</td>
<td>FP Vector Load+op</td>
<td>Support fault suppression</td>
<td>yes</td>
</tr>
<tr>
<td>Type E2NF</td>
<td>FP Vector Load+op</td>
<td>No fault suppression</td>
<td>yes</td>
</tr>
<tr>
<td>Type E3</td>
<td>FP Scalar/Partial Vector, Load+Op</td>
<td>Support fault suppression</td>
<td>yes</td>
</tr>
<tr>
<td>Type E3NF</td>
<td>FP Scalar/Partial Vector, Load+Op</td>
<td>No fault suppression</td>
<td>yes</td>
</tr>
<tr>
<td>Type E4</td>
<td>Integer Vector Load+op</td>
<td>Support fault suppression</td>
<td>no</td>
</tr>
<tr>
<td>Type E4NF</td>
<td>Integer Vector Load+op</td>
<td>No fault suppression</td>
<td>no</td>
</tr>
<tr>
<td>Type E5</td>
<td>Legacy-like Promotion</td>
<td>Varies, Support fault suppression</td>
<td>no</td>
</tr>
<tr>
<td>Type E5NF</td>
<td>Legacy-like Promotion</td>
<td>Varies, No fault suppression</td>
<td>no</td>
</tr>
<tr>
<td>Type E6</td>
<td>Post AVX Promotion</td>
<td>Varies, w/ fault suppression</td>
<td>no</td>
</tr>
<tr>
<td>Type E6NF</td>
<td>Post AVX Promotion</td>
<td>Varies, no fault suppression</td>
<td>no</td>
</tr>
<tr>
<td>Type E7NM</td>
<td>register-to-register op</td>
<td>none</td>
<td>none</td>
</tr>
<tr>
<td>Type E9NF</td>
<td>Miscellaneous 128-bit</td>
<td>Vector-length Specific, no fault suppression</td>
<td>none</td>
</tr>
<tr>
<td>Type E10</td>
<td>Non-XF Scalar</td>
<td>Vector Length ignored, w/ fault suppression</td>
<td>none</td>
</tr>
<tr>
<td>Type E10NF</td>
<td>Non-XF Scalar</td>
<td>Vector Length ignored, no fault suppression</td>
<td>none</td>
</tr>
<tr>
<td>Type E11</td>
<td>VCVTPH2PS</td>
<td>Half Vector Length, w/ fault suppression</td>
<td>yes</td>
</tr>
<tr>
<td>Type E11NF</td>
<td>VCVTPS2PH</td>
<td>Half Vector Length, no fault suppression</td>
<td>yes</td>
</tr>
<tr>
<td>Type E12</td>
<td>Gather and Scatter Family</td>
<td>VSIB addressing, w/ fault suppression</td>
<td>none</td>
</tr>
<tr>
<td>Type E12NP</td>
<td>Gather and Scatter Prefetch Family</td>
<td>VSIB addressing, w/o page fault</td>
<td>none</td>
</tr>
</tbody>
</table>

Table 4-14 lists EVEX-encoded instruction mnemonic by exception classes.

#### Table 4-14. EVEX Instructions in each Exception Class

<table>
<thead>
<tr>
<th>Exception Class</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type E1</td>
<td>VMOVAPD, VMOVAPS, VMOVDQA32, VMOVDQA64</td>
</tr>
<tr>
<td>Type E1NF</td>
<td>VMOVNTDQ, VMOVNTDQA, VMOVNTPD, VMOVNTPS</td>
</tr>
</tbody>
</table>
AVX-512 INSTRUCTION ENCODING

Table 4-14. EVEX Instructions in each Exception Class(Continued)
Exception Class

Instruction
VADDPD, VADDPS, VCMPPD, VCMPPS, VCVTDQ2PS, VCVTPD2DQ, VCVTPD2PS, VCVTPS2DQ, VCVTTPD2DQ,
VCVTTPS2DQ, VDIVPD, VDIVPS, VFMADDxxxPD, VFMADDxxxPS, VFMSUBADDxxxPD, VFMSUBADDxxxPS,
VFMSUBxxxPD, VFMSUBxxxPS, VFNMADDxxxPD, VFNMADDxxxPS, VFNMSUBxxxPD, VFNMSUBxxxPS, VMAXPD,
VMAXPS, VMINPD, VMINPS, VMULPD, VMULPS, VSQRTPD, VSQRTPS, VSUBPD, VSUBPS

Type E2

VCVTPD2QQ, VCVTPD2UQQ, VCVTPD2UDQ, VCVTPS2UDQS, VCVTQQ2PD, VCVTQQ2PS, VCVTTPD2DQ,
VCVTTPD2QQ, VCVTTPD2UDQ, VCVTTPD2UQQ, VCVTTPS2DQ, VCVTTPS2UDQ, VCVTUDQ2PS, VCVTUQQ2PD,
VCVTUQQ2PS, VFIXUPIMMPD, VFIXUPIMMPS, VGETEXPPD, VGETEXPPS, VGETMANTPD, VGETMANTPS, VRANGEPD,
VRANGEPS, VREDUCEPD, VREDUCEPS, VRNDSCALEPD, VRNDSCALEPS, VSCALEFPD, VSCALEFPS, VRCP28PD,
VRCP28PS, VRSQRT28PD, VRSQRT28PS
VADDSD, VADDSS, VCMPSD, VCMPSS, VCVTPS2PD, VCVTSD2SS, VCVTSS2SD, VDIVSD, VDIVSS, VMAXSD, VMAXSS,
VMINSD, VMINSS, VMULSD, VMULSS, VSQRTSD, VSQRTSS, VSUBSD, VSUBSS

Type E3

Type E3NF

VCVTPS2QQ, VCVTPS2UQQ, VCVTTPS2QQ, VCVTTPS2UQQ, VFMADDxxxSD, VFMADDxxxSS, VFMSUBxxxSD,
VFMSUBxxxSS, VFNMADDxxxSD, VFNMADDxxxSS, VFNMSUBxxxSD, VFNMSUBxxxSS, VFIXUPIMMSD,
VFIXUPIMMSS, VGETEXPSD, VGETEXPSS, VGETMANTSD, VGETMANTSS, VRANGESD, VRANGESS, VREDUCESD,
VREDUCESS, VRNDSCALESD, VRNDSCALESS, VSCALEFSD, VSCALEFSS, VRCP28SD, VRCP28SS, VRSQRT28SD,
VRSQRT28SS
VCOMISD, VCOMISS, VCVTSD2SI, VCVTSI2SD, VCVTSI2SS, VCVTSS2SI, VCVTTSD2SI, VCVTTSS2SI, VUCOMISD,
VUCOMISS
VCVTSD2USI, VCVTTSD2USI, VCVTSS2USI, VCVTTSS2USI, VCVTUSI2SD, VCVTUSI2SS
VANDPD, VANDPS, VANDNPD, VANDNPS, VORPD, VORPS, VPABSD, VPABSQ, VPADDD, VPADDQ, VPANDD, VPANDQ,
VPANDND, VPANDNQ, VPCMPEQD, VPCMPEQQ,VPCMPGTD, VPCMPGTQ, VPMAXSD, VPMAXSQ, VPMAXUD,
VPMAXUQ, VPMINSD, VPMINSQ,VPMINUDVPMINUQ, VPMULLD, VPMULLQ, VPMULUDQ, VPMULDQ, VPORD, VPORQ,
VPSUBD, VPSUBQ, VPXORD, VPXORQ, VXORPD, VXORPS, VPSLLVD, VPSLLVQ,

Type E4

E4.nb2

VBLENDMPD, VBLENDMPS, VPBLENDMD, VPBLENDMQ, VFPCLASSPD, VFPCLASSPSVPCMPD, VPCMPQ,VPCMPUD,
VPCMPUQ, VPLZCNTD, VPLZCNTQ, VPROLD, VPROLQ, (VPSLLD, VPSLLQ, VPSRAD, VPSRAQ, VPSRLD, VPSRLQ)1,
VPTERNLOGD, VPTERNLOGQ,VPTESTMD, VPTESTMQ,VPTESTNMD, VPTESTNMQ, VRCP14PD, VRCP14PS,
VRSQRT14PD, VRSQRT14PS, VPCONFLICTD, VPCONFLICTQ, VPSRAVW, VPSRAVD, VPSRAVW, VPSRAVQ,
VPMADD52LUQ, VPMADD52HUQ
VMOVUPD, VMOVUPS, VMOVDQU8, VMOVDQU16, VMOVDQU32, VMOVDQU64, VPCMPB, VPCMPW, VPCMPUB,
VPCMPUW, VEXPANDPD, VEXPANDPS, VPCOMPRESSD, VPCOMPRESSQ, VPEXPANDD, VPEXPANDQ,
VCOMPRESSPD, VCOMPRESSPS, VPABSB, VPABSW, VPADDB, VPADDW, VPADDSB, VPADDSW, VPADDUSB,
VPADDUSW, VPAVGB, VPAVGW, VPCMPEQB, VPCMPEQW, VPCMPGTB, VPCMPGTW, VPMAXSB, VPMAXSW,
VPMAXUB, VPMAXUW, VPMINSB, VPMINSW, VPMINUB, VPMINUW, VPMULHRSW, VPMULHUW, VPMULHW,
VPMULLW, VPSUBB, VPSUBW, VPSUBSB, VPSUBSW, VPTESTMB, VPTESTMW, VPTESTNMB, VPTESTNMW, VPSLLW,
VPSRAW, VPSRLW, VPSLLVW, VPSRLVW
VPACKSSDW, VPACKUSDW VPSHUFD, VPUNPCKHDQ, VPUNPCKHQDQ, VPUNPCKLDQ, VPUNPCKLQDQ, VSHUFPD,
VSHUFPS, VUNPCKHPD, VUNPCKHPS, VUNPCKLPD, VUNPCKLPS, VPERMD, VPERMPS, VPERMPD, VPERMQ,

Type E4NF

E4NF.nb2

Type E5

VALIGND, VALIGNQ, VPERMI2D, VPERMI2PS, VPERMI2PD, VPERMI2Q, VPERMT2D, VPERMT2PS, VPERMT2Q,
VPERMT2PD, VPERMILPD, VPERMILPS, VSHUFI32X4, VSHUFI64X2, VSHUFF32X4, VSHUFF64X2,
VPMULTISHIFTQB
VDBPSADBW, VPACKSSWB, VPACKUSWB, VPALIGNR, VPMADDWD, VPMADDUBSW, VMOVSHDUP, VMOVSLDUP,
VPSADBW, VPSHUFB, VPSHUFHW, VPSHUFLW, VPSLLDQ, VPSRLDQ, VPSLLW, VPSRAW, VPSRLW, (VPSLLD,
VPSLLQ, VPSRAD, VPSRAQ, VPSRLD, VPSRLQ)3, VPUNPCKHBW, VPUNPCKHWD, VPUNPCKLBW, VPUNPCKLWD,
VPERMW, VPERMI2W, VPERMT2W, VPERMB, VPERMI2B, VPERMT2B
VCVTDQ2PD, PMOVSXBW, PMOVSXBW, PMOVSXBD, PMOVSXBQ, PMOVSXWD, PMOVSXWQ, PMOVSXDQ,
PMOVZXBW, PMOVZXBD, PMOVZXBQ, PMOVZXWD, PMOVZXWQ, PMOVZXDQ
VCVTUDQ2PD

Type E5NF

Ref. # 319433-023

VMOVDDUP

4-11


<table>
<thead>
<tr>
<th>Exception Class</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type E6</td>
<td>VEXTRACTF32X4, VEXTRACTF64X2, VEXTRACTF32X8, VEXTRACTF64X4, VINSERTF32X4, VINSERTF64X2, VINSERTF32X8, VINSERTF64X4, VEXTRACTI32X4, VEXTRACTI64X2, VEXTRACTI32X8, VEXTRACTI64X4, VPBROADCASTMB2Q, VPBROADCASTM2D, VPMOVWB, VPMOVWSB, VPMOVUSWB</td>
</tr>
<tr>
<td>Type E6NF</td>
<td>VEXTRACTPS, VINSERTPS, VMOVHPD, VMOVHPS, VMOVLPD, VMOLPS, VMOVQD, VMOVQ, VPEXTRB, VPEXTRD, VPEXTRW, VPEXTRQ, VPINSRB, VPINSRD, VPINSRW, VPINSRQ</td>
</tr>
<tr>
<td>Type E7NM.1284</td>
<td>VMOVLPD, VMOVLPQ, VRCP14SD, VRCP14S, VRSQRT14SD, VRSQRT14SS,</td>
</tr>
<tr>
<td>Type E7NM.</td>
<td>(VPBROADCAST, VPBROADCASTQ, VPBROADCASTB, VPBROADCASTW)^5, VPMOVMB, VPMOVM2D, VPMOVM2Q, VPMOVMB2M, VPMOVM2D, VPMOVM2Q, VPMOVM2W</td>
</tr>
<tr>
<td>Type E9NF</td>
<td>VEXTRACTPS, VINSERTPS, VMOVHPD, VMOVHPS, VMOVLPD, VMOLPS, VMOVQD, VMOVQ, VPEXTRB, VPEXTRD, VPEXTRW, VPEXTRQ, VPINSRB, VPINSRD, VPINSRW, VPINSRQ</td>
</tr>
<tr>
<td>Type E10</td>
<td>VMOVSD, VMOVSS, VRCP14SD, VRCP14S, VRSQRT14SD, VRSQRT14SS,</td>
</tr>
<tr>
<td>Type E10NF</td>
<td>(VCVTIS2SD, VCVTUS2SD)^6</td>
</tr>
<tr>
<td>Type E11</td>
<td>VCVTPH2PS, VCVTPS2PH</td>
</tr>
<tr>
<td>Type E12</td>
<td>VGATHERDPS, VGATHERDPD, VGATHERQPS, VGATHERQPD, VGATHERQPD, VPGATHERDD, VPGATHERQD, VPGATHERQPD, VSGATHERDPD, VSGATHERQPD, VSGATHERQPD, VSGATHERQPD, VSCATTERDPD, VSCATTERQPD, VSCATTERQPD, VSCATTERQPD</td>
</tr>
<tr>
<td>Type E12NP</td>
<td>VGATHERPF00PD, VGATHERPF00DPS, VGATHERPF00QPS, VGATHERPF10D, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP, VGATHERPF10DP</td>
</tr>
</tbody>
</table>

NOTES:
1. Operand encoding FVI tuple type with immediate.
2. Embedded broadcast is not supported with the “.nb” suffix.
3. Operand encoding M128 tuple type.
4. #UD raised if EVEX.LLB !=00b (VL=128).
5. The source operand is a general purpose register.
6. W0 encoding only.
### 4.10.1 Exceptions Type E1 and E1NF of EVEX-Encoded Instructions
EVEX-encoded instructions with memory alignment restrictions, and supporting memory fault suppression follow exception class E1.

#### Table 4-15. Type E1 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L’L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If any corresponding CPUID feature flag is ’0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(O)</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>EVEX.512: Memory operand is not 64-byte aligned.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVEX.256: Memory operand is not 32-byte aligned.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVEX.128: Memory operand is not 16-byte aligned.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
</tbody>
</table>
EVEX-encoded instructions with memory alignment restrictions, but do not support memory fault suppression follow exception class E1NF.

### Table 4-16. Type E1NF Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0. If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L’L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If any corresponding CPUID feature flag is '0'.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>For an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td>EVEX.S12: Memory operand is not 64-byte aligned.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVEX.S256: Memory operand is not 32-byte aligned.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EVEX.S128: Memory operand is not 16-byte aligned.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>For an illegal memory operand effective address in the CS, DS, ES, FS or GS seg-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X If the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td>If any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>For a page fault.</td>
</tr>
</tbody>
</table>
# Exceptions Type E2 of EVEX-Encoded Instructions

EVEX-encoded vector instructions with arithmetic semantic follow exception class E2.

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 8086</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X X</td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X X X X X</td>
<td></td>
<td>X</td>
<td>If CR4.OSXSAVE[bit 18]=0. If any one of following conditions applies: State requirement, Table 4-8 not met, Opcode independent #UD condition in Table 4-9, Operand encoding #UD conditions in Table 4-10, Opmask encoding #UD condition of Table 4-11, If EVEX.L'L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X X X</td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X</td>
<td></td>
<td></td>
<td>If any corresponding CPUID feature flag is '0'.</td>
</tr>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X X</td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td>X X X X X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X X X X X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td>X X X X X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X X X X X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X X X X X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
</tbody>
</table>
### 4.10.3 Exceptions Type E3 and E3NF of EVEX-Encoded Instructions

EVEX-encoded scalar instructions with arithmetic semantic that support memory fault suppression follow exception class E3.

#### Table 4-18. Type E3 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X X X X</td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X X</td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X X X X</td>
<td></td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X X</td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X X X X</td>
<td></td>
<td></td>
<td>If any corresponding CPUID feature flag is '0'.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X X X</td>
<td></td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X X X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td></td>
<td>X X X</td>
<td></td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
<tr>
<td>SIMD Floating-point Exception, #XM</td>
<td>X</td>
<td>X X X</td>
<td></td>
<td></td>
<td>If an unmasked SIMD floating-point exception, {sae} or {er} not set, and CR4.OSX-MMEXCPT[bit 10] = 1.</td>
</tr>
</tbody>
</table>
EVEX-encoded scalar instructions with arithmetic semantic that do not support memory fault suppression follow exception class E3NF.

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual/80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X X</td>
<td>X X</td>
<td>X X</td>
<td>X</td>
<td>EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X</td>
<td></td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X X</td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>For an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any part of the operand lies outside the effective address space from 0 to FFFFFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X X</td>
<td>X X</td>
<td>X</td>
<td>For a page fault.</td>
<td></td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X X</td>
<td>X</td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
<td></td>
</tr>
</tbody>
</table>
### Exceptions Type E4 and E4NF of EVEX-Encoded Instructions

EVEX-encoded vector instructions that cause no SIMD FP exception and support memory fault suppression follow exception class E4.

#### Table 4-20. Type E4 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x66</th>
<th>Protected and Compatibility 64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0 and in E4.nb subclass (see E4.nb entries in Table 4-14),</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L'L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td></td>
<td>X</td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td>X</td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
</tbody>
</table>
AVX-512 INSTRUCTION ENCODING

EVEX-encoded vector instructions that do not cause SIMD FP exception nor support memory fault suppression follow exception class E4NF.

Table 4-21. Type E4NF Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X X</td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X</td>
<td></td>
<td>X X</td>
<td>If CR4.OSXSAVE(bit 18)=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>▪ State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>▪ Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>▪ Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>▪ Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>▪ If EVEX.b != 0 and in E4NF.nb subclass (see E4NF.nb entries in Table 4-14),</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>▪ If EVEX.L'L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X X</td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X X</td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X X</td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X X X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>For an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X X</td>
<td>For a page fault.</td>
</tr>
</tbody>
</table>
### 4.10.5 Exceptions Type E5 and E5NF

EVEX-encoded scalar/partial-vector instructions that cause no SIMD FP exception and support memory fault suppression follow exception class E5.

#### Table 4-22. Type E5 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If EVEX prefix present.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- State requirement, Table 4-8 not met,</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- Opcode independent #UD condition in Table 4-9,</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- Operand encoding #UD conditions in Table 4-10,</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- Opmask encoding #UD condition of Table 4-11,</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- If EVEX.b != 0,</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>- If EVEX.L’L != 10b (VL=512).</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any corresponding CPUID feature flag is '0'.</td>
<td></td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
<td></td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
<td></td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
<td></td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If fault suppression not set, and a page fault.</td>
<td></td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
<td></td>
</tr>
</tbody>
</table>
EVEX-encoded scalar/partial vector instructions that do not cause SIMD FP exception nor support memory fault suppression follow exception class E5NF.

### Table 4-23. Type E5NF Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If CR4.OSXSAVE(bit 18)=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If EVEX.L'L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If an illegal address in the SS segment.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>For a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
### 4.10.6 Exceptions Type E6 and E6NF

#### Table 4-24. Type E6 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility 64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE(bit 18)=0. If any one of following conditions applies: • State requirement, Table 4-8 not met, • Opcode independent #UD condition in Table 4-9, • Operand encoding #UD conditions in Table 4-10, • Opmask encoding #UD condition of Table 4-11, • If EVEX.b != 0, • If EVEX.L’L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any corresponding CPUID feature flag is '0'.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If CR0.TS(bit 3)=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td></td>
<td>For 4 or 8 byte memory references if alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
EVEX-encoded instructions that do not cause SIMD FP exception nor support memory fault suppression follow exception class E6NF.

Table 4-25. Type E6NF Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L’L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X if preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X if any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X if any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>For an illegal address in the SS segment.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>For a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>For 4 or 8 byte memory references if alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
4.10.7 Exceptions Type E7NM

EVEX-encoded instructions that cause no SIMD FP exception and do not reference memory follow exception class E7NM.

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td>If CR4.OSXSAVE[bit 18]=0. If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Instruction specific EVEX.L’L restriction not met.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
</tbody>
</table>
### Exceptions Type E9 and E9NF

EVEX-encoded vector or partial-vector instructions that do not cause no SIMD FP exception and support memory fault suppression follow exception class E9.

#### Table 4-27. Type E9 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L’L != 00b (VL=128).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
AVX-512 INSTRUCTION ENCODING

EVEX-encoded vector or partial-vector instructions that must be encoded with VEX.L’L = 0, do not cause SIMD FP exception nor support memory fault suppression follow exception class E9NF.

Table 4-28. Type E9NF Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L’L != 00b (VL=128).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>For a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
### 4.10.9 Exceptions Type E10

EVEX-encoded scalar instructions that ignore EVEX.L'L vector length encoding and do not cause no SIMD FP exception, support memory fault suppression follow exception class E10.

#### Table 4-29. Type E10 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If any corresponding CPUID feature flag is '0'.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
EVEX-encoded scalar instructions that must be encoded with VEX.L’L = 0, do not cause SIMD FP exception nor support memory fault suppression follow exception class E10NF.

Table 4-30. Type E10NF Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual/80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0. If any one of following conditions applies: • State requirement, Table 4-8 not met, • Opcode independent #UD condition in Table 4-9, • Operand encoding #UD conditions in Table 4-10, • Opmask encoding #UD condition of Table 4-11, • If EVEX.b != 0.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any corresponding CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFh.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
4.10.10 Exception Type E11 (EVEX-only, mem arg no AC, floating-point exceptions)

EVEX-encoded instructions that can cause SIMD FP exception, memory operand support fault suppression but do not cause #AC follow exception class E11.

Table 4-31. Type E11 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0. If any one of following conditions applies: State requirement, Table 4-8 not met, Opcode independent #UD condition in Table 4-9, Operand encoding #UD conditions in Table 4-10, Opmask encoding #UD condition of Table 4-11, If EVEX.b != 0, If EVEX.L'L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>If any REX, F2, F3, or 66 prefixes precede a EVEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If any corresponding CPUID feature flag is '0'.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>If fault suppression not set, and a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If fault suppression not set, and an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If fault suppression not set, and any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF (fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If fault suppression not set, and a page fault.</td>
</tr>
</tbody>
</table>
### 4.10.11 Exception Type E12 and E12NP (VSIB mem arg, no AC, no floating-point exceptions)

#### Table 4-32. Type E12 Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L’L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If any REX, F2, F3, or 66 prefixes precede a VEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>NA</td>
<td>X</td>
<td>If address size attribute is 16 bit.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If ModR/M.mod = ’11b’.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If ModR/M.rm != ’100b’.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If any corresponding CPUID feature flag is ’0’.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If k0 is used (gather or scatter operation).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If index = destination register (gather operation).</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>For an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>If any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF (fault-code)</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>For a page fault.</td>
</tr>
</tbody>
</table>
EVEX-encoded prefetch instructions that do not cause #PF follow exception class E12NP.

### Table 4-33. Type E12NP Class Exception Conditions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If EVEX prefix present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If CR4.OSXSAVE(bit 18)=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>•Operand encoding #UD conditions in Table 4-10,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opmask encoding #UD condition of Table 4-11,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.b != 0,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• If EVEX.L'L != 10b (VL=512).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If preceded by a LOCK prefix (F0H).</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a VEX prefix.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td>NA</td>
<td></td>
<td>If address size attribute is 16 bit.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If ModR/M.mod = ‘11b’.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If ModR/M.rm != ‘100b’.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If any corresponding CPUID feature flag is ’0’.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>If k0 is used (gather or scatter operation).</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>For an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>For an illegal memory operand effective address in the CS, DS, ES, FS or GS seg-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ments.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>If any part of the operand lies outside the effective address space from 0 to</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FFFFH.</td>
</tr>
</tbody>
</table>
### Exception Classifications of OpMask Instructions

The exception behavior of VEX-encoded opmask instructions are listed below. Exception conditions of OpMask instructions that do not address memory are listed as Type K20.

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If relevant CPUID feature flag is '0'.</td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If a VEX prefix is present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td>If CR4.OSXSAVE[bit 18]=0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If any one of following conditions applies:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• State requirement, Table 4-8 not met,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Opcode independent #UD condition in Table 4-9,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• Operand encoding #UD conditions in Table 4-10.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a VEX prefix.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
</tbody>
</table>
Exception conditions of Opmask instructions that address memory are listed as Type K21.

<table>
<thead>
<tr>
<th>Exception</th>
<th>Real</th>
<th>Virtual 80x86</th>
<th>Protected and Compatibility</th>
<th>64-bit</th>
<th>Cause of Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Opcode, #UD</td>
<td>X X</td>
<td>X X X X</td>
<td></td>
<td></td>
<td>If relevant CPUID feature flag is ‘0’.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If a VEX prefix is present.</td>
</tr>
<tr>
<td>Device Not Available, #NM</td>
<td>X X</td>
<td>X X X X</td>
<td></td>
<td></td>
<td>If CR0.TS[bit 3]=1.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If any REX, F2, F3, or 66 prefixes precede a VEX prefix.</td>
</tr>
<tr>
<td>Stack, SS(0)</td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>For an illegal address in the SS segment.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
<td>General Protection, #GP(0)</td>
<td>X X</td>
<td>X</td>
<td></td>
<td></td>
<td>For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
<td></td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If any part of the operand lies outside the effective address space from 0 to FFFFH.</td>
</tr>
<tr>
<td>Page Fault #PF(fault-code)</td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>For a page fault.</td>
</tr>
<tr>
<td>Alignment Check #AC(0)</td>
<td>X X</td>
<td>X X</td>
<td></td>
<td></td>
<td>If alignment checking is enabled and an unaligned memory reference of 8 bytes or less is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
This page was intentionally left blank.
Instructions described in this document follow the general documentation convention established in Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A and 2B. Additional notations and conventions adopted in this document are listed in Section 5.1. Section 5.1.5.1 covers supplemental information that applies to a specific subset of instructions.

5.1 INTERPRETING INSTRUCTION REFERENCE PAGES

This section describes the format of information contained in the instruction reference pages in this chapter. It explains notational conventions and abbreviations used in these sections that are outside of those conventions described in Section 3.1 of the Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A.

5.1.1 Instruction Format

The following is an example of the format used for each instruction description in this chapter. The table below provides an example summary table:
ADDPS—Add Packed Single-Precision Floating-Point Values (THIS IS AN EXAMPLE)

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 58 /r ADDPS xmm1, xmm2/m128</td>
<td>V/V</td>
<td>SSE</td>
<td>Add packed single-precision floating-point values from xmm2/mem to xmm1 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F 58 /r VADDPS xmm1,xmm2, xmm3/m128</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed single-precision floating-point values from xmm3/mem to xmm2 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F 58 /r VADDPS ymm1, ymm2, ymm3/m256</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed single-precision floating-point values from ymm3/mem to ymm2 and store result in ymm1.</td>
</tr>
<tr>
<td>VEX.L1.0F.W0 41 /r KANDW k1, k2, k3</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise AND word masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 58 /r VADDPS xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Add packed single-precision floating-point values from xmm3/m128/m32bcst to xmm2 and store result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 58 /r VADDPS ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Add packed single-precision floating-point values from ymm3/m256/m32bcst to ymm2 and store result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 58 /r VADDPS zmm1 [k1][z], zmm2, zmm3/m512/m32bcst [er]</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Add packed single-precision floating-point values from zmm3/m512/m32bcst with zmm2 and store result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

5.1.2 Opcode Column in the Instruction Summary Table

For notation and conventions applicable to instructions that do not use VEX or EVEX prefixes, consult Section 3.1 of the Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A.

In the Instruction Summary Table, the Opcode column presents each instruction encoded using the VEX prefix in following form (including the modR/M byte if applicable, the immediate byte if applicable):

VEX.[NDS/NDD/DS].{128,256,LO,L1,L1G}.[F6,F2,F3].0F/0F3A/0F38.[W0,W1,WIG] [op] [ib/is4]

- **VEX**: indicates the presence of the VEX prefix is required. The VEX prefix can be encoded using the three-byte form (the first byte is C4H), or using the two-byte form (the first byte is C5H). The two-byte form of VEX only applies to those instructions that do not require the following fields to be encoded: VEX.mmmm, VEX.W, VEX.X, VEX.B.

The encoding of various sub-fields of the VEX prefix is described using the following notations:

- **NDS, NDD, DDS**: implies that VEX.vvvv field is valid for the encoding of an operand. It may specify either the source register (NDS or the destination register (NDD). The VEX.vvvv field can be encoded using either the 2-byte or 3-byte form of the VEX prefix. DDS expresses a syntax where vvvv encodes the second source register in a three-operand instruction syntax where the content of first source register will be overwritten by the result. If NDS, NDD and DDS are absent (i.e. VEX.vvvv does not encode an operand), VEX.vvvv must be 1111b.

- **128,256,LO,L1**: VEX.L fields can be 0 (denoted by VEX.128 or VEX.L0 for mask instructions) or 1 (denoted by VEX.256 or VEX.L1 for mask instructions). The VEX.L field can be encoded using either the 2-byte or 3-byte form of the VEX prefix. The presence of the notation VEX.256 or VEX.128 in the opcode column should be interpreted as follows:
• If VEX.256 is present in the opcode column: The semantics of the instruction must be encoded with VEX.L = 1. An attempt to encode this instruction with VEX.L = 0 can result in one of two situations: (a) if VEX.128 version is defined, the processor will behave according to the defined VEX.128 behavior; (b) an #UD occurs if there is no VEX.128 version defined.

• If VEX.128 is present in the opcode column but there is no VEX.256 version defined for the same opcode byte: Three situations apply: (a) For VEX-encoded, 128-bit SIMD integer instructions, software must encode the instruction with VEX.L = 0. The processor will treat the opcode byte encoded with VEX.L = 1 by causing an #UD exception; (b) For VEX-encoded, 128-bit packed floating-point instructions, software must encode the instruction with VEX.L = 0. The processor will treat the opcode byte encoded with VEX.L = 1 by causing an #UD exception (e.g. VMOVLPS); (c) For VEX-encoded, scalar, SIMD floating-point instructions, software should encode the instruction with VEX.L = 0 to ensure software compatibility with future processor generations. Scalar SIMD floating-point instruction can be distinguished from the mnemonic of the instruction. Generally, the last two letters of the instruction mnemonic would be either "SS", "SD", or "SI" for SIMD floating-point conversion instructions, except VBROADCASTsx are unique cases.

• VEX.L0 and VEX.L1 notations are used in the case of masking instructions such as KANDW since the VEX.L bit is not used to distinguish between the 128-bit and 256-bit forms for these instructions. Instead, this bit is used to distinguish between the two operand form (VEX.L0) and the three operand form (VEX.L1) of the same mask instruction.

• If VEX.L0 is present in the opcode column: The semantics of the instruction must be encoded with VEX.L = 0. An attempt to encode this instruction with VEX.L = 1 can result in one of two situations: (a) if VEX.L1 version is defined, the processor will behave according to the defined VEX.L1 behavior; (b) an #UD occurs if there is no VEX.L1 version defined.

• If VEX.L1 is present in the opcode column: The semantics of the instruction must be encoded with VEX.L = 1. An attempt to encode this instruction with VEX.L = 0 can result in one of two situations: (a) if VEX.L0 version is defined, the processor will behave according to the defined VEX.L1 behavior; (b) an #UD occurs if there is no VEX.L0 version defined.

• LIG: VEX.L bit ignored
  — **66,F2,F3:** The presence or absence of these value maps to the VEX.pp field encodings. If absent, this corresponds to VEX.pp=00B. If present, the corresponding VEX.pp value affects the "opcode" byte in the same way as if a SIMD prefix (66H, F2H or F3H) does to the ensuing opcode byte. Thus a non-zero encoding of VEX.pp may be considered as an implied 66H/F2H/F3H prefix. The VEX.pp field may be encoded using either the 2-byte or 3-byte form of the VEX prefix.

  — **0F,0F3A,0F38:** The presence maps to a valid encoding of the VEX.mmmmm field. Only three encoded values of VEX.mmmmm are defined as valid, corresponding to the escape byte sequence of 0FH, 0F3AH and 0F38H. The effect of a valid VEX.mmmmm encoding on the ensuing opcode byte is the same as if the corresponding escape byte sequence on the ensuing opcode byte for non-VEX encoded instructions. Thus a valid encoding of VEX.mmmmm may be considered as an implied escape byte sequence of either 0FH, 0F3AH or 0F38H. The VEX.mmmmm field must be encoded using the 3-byte form of VEX prefix.

  — **0F,0F3A,0F38 and 2-byte/3-byte VEX.** The presence of 0F3A and 0F38 in the opcode column implies that opcode can only be encoded by the three-byte form of VEX. The presence of 0F in the opcode column does not preclude the opcode to be encoded by the two-byte of VEX if the semantics of the opcode does not require any subfield of VEX not present in the two-byte form of the VEX prefix.

  — **W0:** VEX.W=0.

  — **W1:** VEX.W=1.

  — **WIG:** VEX.W bit ignored

  — The presence of W0/W1 in the opcode column applies to two situations: (a) it is treated as an extended opcode bit, (b) the instruction semantics support an operand size promotion to 64-bit of a general-purpose register operand or a 32-bit memory operand. The presence of W1 in the opcode column implies the opcode must be encoded using the 3-byte form of the VEX prefix. The presence of W0 in the opcode column does not preclude the opcode to be encoded using the CSH form of the VEX prefix, if the semantics of the opcode does not require other VEX subfields not present in the two-byte form of the VEX prefix. If neither W0 or W1 is present, the instruction may be encoded using either the two-byte form (if the opcode semantic does
not require VEX subfields not present in the two-byte form of VEX) or the three-byte form of VEX. Encoding an instruction using the two-byte form of VEX is equivalent to W0.

- **opcode:** Instruction opcode.
- **ib:** An 8-bit immediate byte is present and used as one of the instructions operands.
- **/is4:** An 8-bit immediate byte is present containing a source register specifier in imm[7:4] and instruction-specific payload in imm[3:0].
- **imz2:** Part of the is4 immediate byte provides control functions that apply to two-source permute instructions.

In general, the encoding of VEX.R, VEX.X, VEX.B field are not shown explicitly in the opcode column.

**EVEX.[NDS/NDD/DDS].[128,256,512,LIG].[66,F2,F3].0F/0F3A/0F38.[W0,W1,WIG] opcode [/r][ib,/is4]**

- **EVEX:** The EVEX prefix is encoded using the four-byte form (the first byte is 62H). Refer to Section 4.2 for more detail on the EVEX prefix.

The encoding of various sub-fields of the EVEX prefix is described using the following notations:

- **NDS, NDD, DDS:** Implies that EVEX.vvvv (and EVEX.v’) field is valid for the encoding of an operand. It may specify either the source register (NDS) or the destination register (NDD). DDS expresses a syntax where vvvv encodes the second source register in a three-operand instruction syntax where the content of first source register will be overwritten by the result. If both NDS and NDD absent (i.e. EVEX.vvvv does not encode an operand), EVEX.vvvv must be 1111b (and EVEX.v’ must be 1b).

- **128, 256, 512, LIG:** This corresponds to the vector length; three values are allowed by EVEX: 512-bit, 256-bit and 128-bit. Alternatively, vector length is ignored (LIG) for certain instructions; this typically applies to scalar instructions operating on one data element of a vector register.

- **66,F2,F3:** The presence of these value maps to the EVEX.pp field encodings. The corresponding VEX.pp value affects the “opcode” byte in the same way as if a SIMD prefix (66H, F2H or F3H) does to the ensuing opcode byte. Thus a non-zero encoding of VEX.pp may be considered as an implied 66H/F2H/F3H prefix.

- **0F,0F3A,0F38:** The presence maps to a valid encoding of the EVEX.mmm field. Only three encoded values of EVEX.mmm are defined as valid, corresponding to the escape byte sequence of 0FH, 0F3AH and 0F38H. The effect of a valid EVEX.mmm encoding on the ensuing opcode byte is the same as if the corresponding escape byte sequence on the ensuing opcode byte for non-EVEX encoded instructions. Thus a valid encoding of EVEX.mmm may be considered as an implied escape byte sequence of either 0FH, 0F3AH or 0F38H.

- **W0:** EVEX.W=0.
- **W1:** EVEX.W=1.
- **WIG:** EVEX.W bit ignored

- **opcode:** Instruction opcode.
- **/is4:** An 8-bit immediate byte is present containing a source register specifier in imm[7:4] and instruction-specific payload in imm[3:0].
- **imz2:** Part of the is4 immediate byte provides control functions that apply to two-source permute instructions.

In general, the encoding of EVEX.R and R’, EVEX.X and X’, and EVEX.B and B’ fields are not shown explicitly in the opcode column.

### 5.1.3 Instruction Column in the Instruction Summary Table

- **xmm** — an XMM register. The XMM registers are: XMM0 through XMM7; XMM8 through XMM15 are available in 64-bit mode. XMM16 through XMM31 are available in 64-bit mode via EVEX prefix.
- **ymm** — a YMM register. The 256-bit YMM registers are: YMM0 through YMM7; YMM8 through YMM15 are available in 64-bit mode. YMM16 through YMM31 are available in 64-bit mode via EVEX prefix.
- **m256** — A 32-byte operand in memory.
- **ymm/m256** - a YMM register or 256-bit memory operand.
• <YMM0>: indicates use of the YMM0 register as an implicit argument.
• zmm — a ZMM register. The 512-bit ZMM registers require EVEX prefix and are: ZMM0 through ZMM7; ZMM8 through ZMM31 are available in 64-bit mode.
• m512 — A 64-byte operand in memory.
• zmm/m512 — a ZMM register or 512-bit memory operand.
• {k1}{z} — a mask register used as instruction writemask. The 64-bit k registers are: k1 through k7. Writemask specification is available exclusively via EVEX prefix. The masking can either be done as a merging-masking, where the old values are preserved for masked out elements or as a zeroing masking. The type of masking is determined by using the EVEX.z bit.
• {k1} — without {z}: a mask register used as instruction writemask for instructions that do not allow zeroing-masking but support merging-masking. This corresponds to instructions that require the value of the aaa field to be different than 0 (e.g., gather) and store-type instructions which allow only merging-masking.
• k1 — a mask register used as a regular operand (either destination or source). The 64-bit k registers are: k0 through k7.
• mV — a vector memory operand; the operand size is dependent on the instruction.
• vm32{x,y, z} — A vector array of memory operands specified using VSIB memory addressing. The array of memory addresses are specified using a common base register, a constant scale factor, and a vector index register with individual elements of 32-bit index value in an XMM register (vm32x), a YMM register (vm32y) or a ZMM register (vm32z).
• vm64{x,y, z} — A vector array of memory operands specified using VSIB memory addressing. The array of memory addresses are specified using a common base register, a constant scale factor, and a vector index register with individual elements of 64-bit index value in an XMM register (vm64x), a YMM register (vm64y) or a ZMM register (vm64z).
• zmm/m512/m32bcst — an operand that can be a ZMM register, a 512-bit memory location or a 512-bit vector loaded from a 32-bit memory location.
• zmm/m512/m64bcst — an operand that can be a ZMM register, a 512-bit memory location or a 512-bit vector loaded from a 64-bit memory location.
• <ZMM0>: indicates use of the ZMM0 register as an implicit argument.
• {er} indicates support for embedded rounding control, which is only applicable to the register-register form of the instruction. This also implies support for SAE (Suppress All Exceptions).
• {sae} indicates support for SAE (Suppress All Exceptions). This is used for instructions that support SAE, but do not support embedded rounding control.
• SRC1 - Denotes the first source operand in the instruction syntax of an instruction encoded with the EVEX prefix and having two or more source operands.
• SRC2 - Denotes the second source operand in the instruction syntax of an instruction encoded with the EVEX prefix and having two or more source operands.
• SRC3 - Denotes the third source operand in the instruction syntax of an instruction encoded with the EVEX prefix and having three source operands.
• SRC - The source in a single-source instruction.
• DST - the destination in an instruction. This field is encoded by reg_field.

5.1.4 64/32 bit Mode Support column in the Instruction Summary Table

The “64/32 bit Mode Support” column in the Instruction Summary table indicates whether an opcode sequence is supported in 64-bit or the Compatibility/other IA32 modes.

The 64-bit mode support is to the left of the ‘slash’ and has the following notation:
• V — Supported.
• I — Not supported.
• N.E. — Indicates an instruction syntax is not encodable in 64-bit mode (it may represent part of a sequence...
of valid instructions in other modes).
- **N.P.** — Indicates the REX prefix does not affect the legacy instruction in 64-bit mode.
- **N.I.** — Indicates the opcode is treated as a new instruction in 64-bit mode.
- **N.S.** — Indicates an instruction syntax that requires an address override prefix in 64-bit mode and is not supported. Using an address override prefix in 64-bit mode may result in model-specific execution behavior.

The compatibility/Legacy mode support is to the right of the ‘slash’ and has the following notation:
- **V** — Supported.
- **I** — Not supported.
- **N.E.** — Indicates an Intel 64 instruction mnemonics/syntax that is not encodable; the opcode sequence is not applicable as an individual instruction in compatibility mode or IA-32 mode. The opcode may represent a valid sequence of legacy IA-32 instructions.

### 5.1.5 CPUID Support column in the Instruction Summary Table

The fourth column holds abbreviated CPUID feature flags (e.g. appropriate bits in CPUID.1:ECX, CPUID.1:EDX for SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AVX/F16C support; bits in CPUID.(EAX=07H,ECX=0):BCX for AVX2/AVX512F etc) that indicate processor support for the instruction. If the corresponding flag is ‘0’, the instruction will #UD.

For entries that reference to CPUID feature flags listed in Table 2-1, software should follow the detection procedure described in Section 2.1 and Section 2.2.

For entries that reference to CPUID feature flags listed in Table 2-1 and AVX512VL, software should follow the detection procedure described in Section 2.3.

### 5.1.5.1 Operand Encoding Column in the Instruction Summary Table

The "operand encoding" column is abbreviated as Op/En in the Instruction Summary table heading. Instruction operand encoding information is provided for each assembly instruction syntax using a letter to cross reference to a row entry in the operand encoding definition table that follows the instruction summary table. The operand encoding table in each instruction reference page lists each instruction operand (according to each instruction syntax and operand ordering shown in the instruction column) relative to the ModRM byte, VEX.vvvv field or additional operand encoding placement.

EVEX encoded instructions employ compressed disp8*N encoding of the displacement bytes, where N is defined in Table 4-5 and Table 4-6, according to tupletypes. The Op/En column of an EVEX encoded instruction uses an abbreviation that corresponds to the tupletype abbreviation (and may include an additional abbreviation related to ModR/M and vvvv encoding). Most EVEX encoded instructions with VEX encoded equivalent have the ModR/M and vvvv encoding order. In such cases, the Tuple abbreviation is shown and the ModR/M, vvvv encoding abbreviation may be omitted.

**NOTES**

The letters in the Op/En column of an instruction apply ONLY to the encoding definition table immediately following the instruction summary table.

In the encoding definition table, the letter ‘r’ within a pair of parentheses denotes the content of the operand will be read by the processor. The letter ‘w’ within a pair of parenthesis denotes the content of the operand will be updated by the processor.

### 5.2 SUMMARY OF TERMS

- "**Legacy SSE**": Refers to SSE, SSE2, SSE3, SSSE3, SSE4, and any future instruction sets referencing XMM registers and encoded without a VEX or EVEX prefix.
• XGETBV, XSETBV, XSAVE, XRSTOR are defined in *Intel 64 and IA-32 Architectures Software Developer’s Manual, Volumes 3A* and *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B*.

• VEX: refers to a two-byte or three-byte prefix. AVX and FMA instructions are encoded using a VEX prefix.

• EVEX: refers to a four-byte prefix. AVX512F instructions are encoded using an EVEX prefix.

• VEX.vvvv. The VEX bit field specifying a source or destination register (in 1’s complement form).

• rm_field: shorthand for the ModR/M r/m field and any REX.B

• reg_field: shorthand for the ModR/M reg field and any REX.R

5.3 TERNARY BIT VECTOR LOGIC TABLE

VPTERNLOGD/VPTERNLOGQ instructions operate on dword/qword elements and take three bit vectors of the respective input data elements to form a set of 32/64 indices, where each 3-bit value provides an index into an 8-bit lookup table represented by the imm8 byte of the instruction. The 256 possible values of the imm8 byte is constructed as a 16x16 boolean logic table. The 16 rows of the table uses the lower 4 bits of imm8 as row index. The 16 columns are referenced by imm8[7:4]. The 16 columns of the table are present in two halves, with 8 columns shown in Table 5-1 for the column index value between 0:7, followed by Table 5-2 showing the 8 columns corresponding to column index 8:15. This section presents the two-halves of the 256-entry table using a short-hand notation representing simple or compound boolean logic expressions with three input bit source data.

The three input bit source data will be denoted with the capital letters: A, B, C; where A represents a bit from the first source operand (also the destination operand), B and C represent a bit from the 2nd and 3rd source operands.

Each map entry takes the form of a logic expression consisting of one of more component expressions. Each component expression consists of either a unary or binary boolean operator and associated operands. Each binary boolean operator is expressed in lowercase letters, and operands concatenated after the logic operator. The unary operator ‘not’ is expressed using ‘!’. Additionally, the conditional expression “A?B:C” expresses a result returning B if A is set, returning C otherwise.

A binary boolean operator is followed by two operands, e.g. andAB. For a compound binary expression that contain commutative components and comprising the same logic operator, the 2nd logic operator is omitted and three operands can be concatenated in sequence, e.g. andABC. When the 2nd operand of the first binary boolean expression comes from the result of another boolean expression, the 2nd boolean expression is concatenated after the uppercase operand of the first logic expression, e.g. norBnandAC. When the result is independent of an operand, that operand is omitted in the logic expression, e.g. zeros or norCB.

The 3-input expression “majorABC” returns 0 if two or more input bits are 0, returns 1 if two or more input bits are 1. The 3-input expression “minorABC” returns 1 if two or more input bits are 0, returns 0 if two or more input bits are 1.

The building-block bit logic functions used in Table 5-1 and Table 5-2 include:

• Constants: TRUE (1), FALSE (0);

• Unary function: Not (!);

• Binary functions: and, nand, or, nor, xor, xnor;

• Conditional function: Select (?:);

• Tertiary functions: major, minor.
Table 5-1. Low 8 columns of the 16x16 Map of VPTERNLOG Boolean Logic Operations

<table>
<thead>
<tr>
<th>Imm [3:0]</th>
<th>0H</th>
<th>1H</th>
<th>2H</th>
<th>3H</th>
<th>4H</th>
<th>5H</th>
<th>6H</th>
<th>7H</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>FALSE</td>
<td>andAnorBC</td>
<td>norBnandAC</td>
<td>andAIB</td>
<td>norCnandBA</td>
<td>andAIC</td>
<td>andAxorBC</td>
<td>andAnandBC</td>
</tr>
<tr>
<td>06H</td>
<td>norAxnorBC</td>
<td>A?norBC:xorBC</td>
<td>B?norAC:C</td>
<td>xorBorAC</td>
<td>C?norBA:B</td>
<td>xorCorBA</td>
<td>xorCB</td>
<td>B?ICorAC</td>
</tr>
<tr>
<td>0FH</td>
<td>IA</td>
<td>nandAorBC</td>
<td>C?nandBA:IA</td>
<td>nandBA</td>
<td>B?nandAC:IA</td>
<td>nandCA</td>
<td>nandAxBnorBC</td>
<td>nandABC</td>
</tr>
</tbody>
</table>

Table 5-2 shows the half of 256-entry map corresponding to column index values 8:15.
Table 5-2. Low 8 columns of the 16x16 Map of VPTERNLOG Boolean Logic Operations

<table>
<thead>
<tr>
<th>Imm</th>
<th>[7:4]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[3:0]</td>
<td>08H</td>
</tr>
<tr>
<td>00H</td>
<td>andABC</td>
</tr>
<tr>
<td>05H</td>
<td>A?andBC:IC</td>
</tr>
<tr>
<td>08H</td>
<td>andCB</td>
</tr>
<tr>
<td>09H</td>
<td>B?CnorAC</td>
</tr>
<tr>
<td>0AH</td>
<td>A?andBCC</td>
</tr>
<tr>
<td>0BH</td>
<td>B?CIA</td>
</tr>
<tr>
<td>0CH</td>
<td>A?andBCB</td>
</tr>
<tr>
<td>0DH</td>
<td>C?BIA</td>
</tr>
<tr>
<td>0EH</td>
<td>A?andBCorBC</td>
</tr>
<tr>
<td>0FH</td>
<td>nandAnandBC</td>
</tr>
</tbody>
</table>

Table 5-1 and Table 5-2 translate each of the possible value of the imm8 byte to a Boolean expression. These tables can also be used by software to translate Boolean expressions to numerical constants to form the imm8 value needed to construct the VPTERNLOG syntax. There is a unique set of three byte constants (F0H, CCH, AAH) that can be used for this purpose as input operands in conjunction with the Boolean expressions defined in those tables. The reverse mapping can be expressed as:

Result_imm8 = Table_Lookup_Entry( 0F0H, 0CCH, 0AAH)

Table_Lookup_Entry is the Boolean expression defined in Table 5-1 and Table 5-2.

5.4 INSTRUCTION SET REFERENCE

<Only instructions modified by AVX512F are included.>
**ADDPD—Add Packed Double-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 58 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed double-precision floating-point values from xmm2/mem to xmm1 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 58 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed double-precision floating-point values from xmm3/mem to xmm2 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 58 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed double-precision floating-point values from ymm3/mem to ymm2 and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 58 /r VADDPD xmm1 [k1][z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Add packed double-precision floating-point values from xmm3/m128/m64bcst to xmm2 and store result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 58 /r VADDPD ymm1 [k1][z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Add packed double-precision floating-point values from ymm3/m256/m64bcst to ymm2 and store result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 58 /r VADDPD zmm1 [k1][z], zmm2, zmm3/m512/m64bcst[er]</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Add packed double-precision floating-point values from zmm3/m512/m64bcst to zmm2 and store result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Add two, four or eight packed double-precision floating-point values from the first source operand to the second source operand, and stores the packed double-precision floating-point results in the destination operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is a XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
Operation

VADDPD (EVEX encoded versions) when src2 operand is a vector register

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← SRC1[i+63:i] + SRC2[i+63:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
            FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VADDPD (EVEX encoded versions) when src2 operand is a memory source

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+63:i] ← SRC1[i+63:i] + SRC2[63:0]
                ELSE
                    DEST[i+63:i] ← SRC1[i+63:i] + SRC2[i+63:i]
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
            FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VADDPD (VEX.256 encoded version)

DEST[63:0] ← SRC1[63:0] + SRC2[63:0]
DEST[127:64] ← SRC1[127:64] + SRC2[127:64]
DEST[MAX_VL-1:256] ← 0
VADDPD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0] + SRC2[63:0]
DEST[127:64] ← SRC1[127:64] + SRC2[127:64]
DEST[MAX_VL-1:128] ← 0

ADDPD (128-bit Legacy SSE version)
DEST[63:0] ← DEST[63:0] + SRC[63:0]
DEST[127:64] ← DEST[127:64] + SRC[127:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VADDPD __m512d _mm512_add_pd (__m512d a, __m512d b);
VADDPD __m512d _mm512_mask_add_pd (__m512d s, __mmask8 k, __m512d a, __m512d b);
VADDPD __m512d _mm512_maskz_add_pd (__mmask8 k, __m512d a, __m512d b);
VADDPD __m256d _mm256_mask_add_pd (__m256d s, __mmask8 k, __m256d a, __m256d b);
VADDPD __m256d _mm256_maskz_add_pd (__mmask8 k, __m256d a, __m256d b);
VADDPD __m128d _mm_mask_add_pd (__m128d s, __mmask8 k, __m128d a, __m128d b);
VADDPD __m128d _mm_maskz_add_pd (__mmask8 k, __m128d a, __m128d b);
VADDPD __m512d _mm512_add_round_pd (__m512d a, __m512d b, int);
VADDPD __m512d _mm512_mask_add_round_pd (__m512d s, __mmask8 k, __m512d a, __m512d b, int);
VADDPD __m512d _mm512_maskz_add_round_pd (__mmask8 k, __m512d a, __m512d b, int);
ADDPD __m256d _mm256_add_pd (__m256d a, __m256d b);
ADDPD __m128d _mm_add_pd (__m128d a, __m128d b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
ADDPS—Add Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 58 /r ADDPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Add packed single-precision floating-point values from xmm2/m128 to xmm1 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 58 /r VADDPS xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed single-precision floating-point values from xmm3/m128 to xmm2 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG 58 /r VADDPS ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed single-precision floating-point values from ymm3/m256 to ymm2 and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 58 /r VADDPS xmm1 {k1}[z], xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Add packed single-precision floating-point values from xmm3/m128/m32bcst to xmm2 and store result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 58 /r VADDPS ymm1 {k1}[z], ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Add packed single-precision floating-point values from ymm3/m256/m32bcst to ymm2 and store result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 58 /r VADDPS zmm1 {k1}[z], zmm2, zmm3/m512/m32bcst {er}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Add packed single-precision floating-point values from zmm3/m512/m32bcst to zmm2 and store result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Add four, eight or sixteen packed single-precision floating-point values from the first source operand with the second source operand, and stores the packed single-precision floating-point results in the destination operand.

**EVEX encoded versions:** The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** The first source operand is a XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper Bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
Operation

**VADDPS (EVEX encoded versions) when src2 operand is a register**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC1[i+31:i] + SRC2[i+31:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI;
    ENDFOR;

DEST[MAX_VL-1:VL] ← 0

**VADDPS (EVEX encoded versions) when src2 operand is a memory source**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ← SRC1[i+31:i] + SRC2[31:0]
                ELSE
                    DEST[i+31:i] ← SRC1[i+31:i] + SRC2[i+31:i]
                FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI;
    ENDFOR;

DEST[MAX_VL-1:VL] ← 0

**VADDPS (VEX.256 encoded version)**

DEST[31:0] ← SRC1[31:0] + SRC2[31:0]
DEST[95:64] ← SRC1[95:64] + SRC2[95:64]
DEST[MAX_VL-1:256] ← 0

**VADDPS (VEX.128 encoded version)**

DEST[31:0] ← SRC1[31:0] + SRC2[31:0]
DEST[95:64] ← SRC1[95:64] + SRC2[95:64]
DEST[MAX_VL-1:128] ← 0

ADDPS (128-bit Legacy SSE version)

DEST[31:0] ← SRC1[31:0] + SRC2[31:0]
DEST[95:64] ← SRC1[95:64] + SRC2[95:64]
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VADDPS __m512 _mm512_add_ps (__m512 a, __m512 b);
VADDPS __m512 _mm512_mask_add_ps (__m512 s, __mmask16 k, __m512 a, __m512 b);
VADDPS __m512 _mm512_maskz_add_ps (__mmask16 k, __m512 a, __m512 b);
VADDPS __m256 _mm256_mask_add_ps (__m256 s, __mmask8 k, __m256 a, __m256 b);
VADDPS __m256 _mm256_maskz_add_ps (__mmask8 k, __m256 a, __m256 b);
VADDPS __m128 _mm_mask_add_ps (__m128d s, __mmask8 k, __m128 a, __m128 b);
VADDPS __m128 _mm_maskz_add_ps (__mmask8 k, __m128 a, __m128 b);
ADDPS __m256 _mm256_add_ps (__m256 a, __m256 b);
ADDPS __m128 _mm_add_ps (__m128 a, __m128 b);

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
ADDSD—Add Scalar Double-Precision Floating-Point Values

**Opcode/Instruction**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 58 /r ADDSD xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add the low double-precision floating-point value from xmm2/mem to xmm1 and store the result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F.WIG 58 /r VADDSD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add the low double-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1 58 /r VADDSD xmm1[k1]{z}, xmm2, xmm3/m64[er]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Add the low double-precision floating-point value from xmm3/m64 to xmm2 and store the result in xmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-RVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Adds the low double-precision floating-point values from the second source operand and the first source operand and stores the double-precision floating-point result in the destination operand.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The first source and destination operands are the same. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.

EVEX and VEX.128 encoded version: The first source operand is encoded by EVEX.vvvv/VEX.vvvv. Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX version: The low quadword element of the destination is updated according to the writemask.

Software should ensure VADDSD is encoded with VEX.L=0. Encoding VADDSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation**

**VADDSD (EVEX encoded version)**

IF (EVEX.b = 1) AND SRC2 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

IF k1[0] or *no writemask*
    THEN DEST[63:0] ← SRC1[63:0] + SRC2[63:0]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
        THEN DEST[63:0] ← 0

Ref. # 319433-023
VADDSD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0] + SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

ADDSD (128-bit Legacy SSE version)
DEST[63:0] ← DEST[63:0] + SRC[63:0]
DEST[MAX_VL-1:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VADDSD _m128d _mm_mask_add_sd (_m128d s, _mmask8 k, _m128d a, _m128d b);
VADDSD _m128d _mm_maskz_add_sd (_mmask8 k, _m128d a, _m128d b);
VADDSD _m128d _mm_add_round_sd (_m128d a, _m128d b, int);
VADDSD _m128d _mm_mask_add_round_sd (_m128d s, _mmask8 k, _m128d a, _m128d b, int);
VADDSD _m128d _mm_maskz_add_round_sd (_mmask8 k, _m128d a, _m128d b, int);
ADDSD _m128d _mm_add_sd (_m128d a, _m128d b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
ADDSS—Add Scalar Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 58 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Add the low single-precision floating-point value from xmm2/mem to xmm1 and store the result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F.WIG 58 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add the low single-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F.W0 58 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Add the low single-precision floating-point value from xmm3/m32 to xmm2 and store the result in xmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Adds the low single-precision floating-point values from the second source operand and the first source operand, and stores the double-precision floating-point result in the destination operand.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The first source and destination operands are the same. Bits (MAX_VL-1:32) of the corresponding the destination register remain unchanged.

EVEX and VEX.128 encoded version: The first source operand is encoded by EVEX.vvvv/VEX.vvvv. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX version: The low doubleword element of the destination is updated according to the writemask.

Software should ensure VADDSS is encoded with VEX.L=0. Encoding VADDSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

Operation

VADDSS (EVEX encoded versions)
IF (EVEX.b = 1) AND SRC2 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN DEST[31:0] ← SRC1[31:0] + SRC2[31:0]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[31:0] ← 0
FI;
FI;

\[ \text{DEST}[127:32] \leftarrow \text{SRC1}[127:32] \]
\[ \text{DEST}[\text{MAX}_V L-1:128] \leftarrow 0 \]

**VADDSS DEST, SRC1, SRC2 (VEX.128 encoded version)**
\[ \text{DEST}[31:0] \leftarrow \text{SRC1}[31:0] + \text{SRC2}[31:0] \]
\[ \text{DEST}[127:32] \leftarrow \text{SRC1}[127:32] \]
\[ \text{DEST}[\text{MAX}_V L-1:128] \leftarrow 0 \]

**ADDSS DEST, SRC (128-bit Legacy SSE version)**
\[ \text{DEST}[31:0] \leftarrow \text{DEST}[31:0] + \text{SRC}[31:0] \]
\[ \text{DEST}[\text{MAX}_V L-1:32] \text{ (Unmodified)} \]

**Intel C/C++ Compiler Intrinsic Equivalent**

VADDSS __m128 _mm_mask_add_ss (__m128 s, __mmask8 k, __m128 a, __m128 b);
VADDSS __m128 _mm_maskz_add_ss (__mmask8 k, __m128 a, __m128 b);
VADDSS __m128 _mm_add_round_ss (__m128 a, __m128 b, int);
VADDSS __m128 _mm_mask_add_round_ss (__m128 s, __mmask8 k, __m128 a, __m128 b, int);
VADDSS __m128 _mm_maskz_add_round_ss (__mmask8 k, __m128 a, __m128 b, int);
ADDSS __m128 _mm_add_ss (__m128 a, __m128 b);

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
**VALIGND/VALIGNQ—Align Doubleword/Quadword Vectors**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 03 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift right and merge vectors xmm2 and xmm3/m128/m32bcst, imm8 using double-word granularity using imm8 as number of elements to shift, and store the final result in xmm1, under writemask.</td>
</tr>
<tr>
<td>VALIGND xmm1 {k1}[z], xmm2, xmm3/m128/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 03 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift right and merge vectors xmm2 and xmm3/m128/m32bcst, imm8 using quad-word granularity using imm8 as number of elements to shift, and store the final result in xmm1, under writemask.</td>
</tr>
<tr>
<td>VALIGNQ xmm1 {k1}[z], xmm2, xmm3/m128/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 03 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift right and merge vectors ymm2 and ymm3/m256/m64bcst, imm8 using double-word granularity using imm8 as number of elements to shift, and store the final result in ymm1, under writemask.</td>
</tr>
<tr>
<td>VALIGND ymm1 {k1}[z], ymm2, ymm3/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 03 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift right and merge vectors ymm2 and ymm3/m256/m64bcst, imm8 using quad-word granularity using imm8 as number of elements to shift, and store the final result in ymm1, under writemask.</td>
</tr>
<tr>
<td>VALIGNQ ymm1 {k1}[z], ymm2, ymm3/m256/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 03 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift right and merge vectors zmm2 and zmm3/m512/m64bcst, imm8 using double-word granularity using imm8 as number of elements to shift, and store the final result in zmm1, under writemask.</td>
</tr>
<tr>
<td>VALIGND zmm1 {k1}[z], zmm2, zmm3/m512/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 03 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift right and merge vectors zmm2 and zmm3/m512/m64bcst, imm8 using quad-word granularity using imm8 as number of elements to shift, and store the final result in zmm1, under writemask.</td>
</tr>
<tr>
<td>VALIGNQ zmm1 {k1}[z], zmm2, zmm3/m512/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Concatenates and shifts right doubleword/quadword elements of the first source operand (the second operand) and the second source operand (the third operand) into a 1024/512/256-bit intermediate vector. The low 512/256/128-bit of the intermediate vector is written to the destination operand (the first operand) using the writemask k1. The destination and first source operands are ZMM/YMM/XMM registers. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location.

This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 are computed and stored into zmm1. Elements in zmm1 with the corresponding bit clear in k1 retain their previous values (merging-masking) or are set to 0 (zeroing-masking).

**Operation**

**VALIGND (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (SRC2 *is memory*) (AND EVEX.b = 1)
THEN
  FOR j ← 0 TO KL-1
  i ← j * 32
src[i+31:i] ← SRC2[31:0]
ENDFOR;
ELSE src ← SRC2
FI
; Concatenate sources
tmp[VL-1:0] ← src[VL-1:0]
tmp[2VL-1:VL] ← SRC1[VL-1:0]
; Shift right doubleword elements
IF VL = 128
  THEN SHIFT = imm8[1:0]
  ELSE
    IF VL = 256
      THEN SHIFT = imm8[2:0]
      ELSE SHIFT = imm8[3:0]
    FI
  FI
FI;
tmp[2VL-1:0] ← tmp[2VL-1:0] >> (32*SHIFT)
; Apply writemask
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← tmp[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VALIGNQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (SRC2 *is memory*) (AND EVEX.b = 1)
  THEN
    FOR j ← 0 TO KL-1
      i ← j * 64
      src[i+63:i] ← SRC2[63:0]
    ENDFOR;
ELSE src ← SRC2
FI
; Concatenate sources
tmp[VL-1:0] ← src[VL-1:0]
tmp[2VL-1:VL] ← SRC1[VL-1:0]
; Shift right quadword elements
IF VL = 128
  THEN SHIFT = imm8[0]
  ELSE
    IF VL = 256
      THEN SHIFT = imm8[1:0]
      ELSE SHIFT = imm8[2:0]
    FI
  FI
FI;
tmp[2VL-1:0] ← tmp[2VL-1:0] >> (64*SHIFT)

; Apply writemask
FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask*
      THEN DEST[i+63:i] ← tmp[i+63:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
         DEST[i+63:i] ← 0
      FI
   FI
ENDFOR;

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VALIGND __m512i _mm512_alignr_epi32( __m512i a, __m512i b, int cnt);
VALIGND __m512i _mm512_mask_alignr_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b, int cnt);
VALIGND __m512i _mm512_maskz_alignr_epi32( __mmask16 k, __m512i a, __m512i b, int cnt);
VALIGNQ __m512i _mm512_alignr_epi64( __m512i a, __m512i b, int cnt);
VALIGNQ __m512i _mm512_mask_alignr_epi64(__m512i s, __mmask8 k, __m512i a, __m512i b, int cnt);
VALIGNQ __m512i _mm512_maskz_alignr_epi64( __mmask8 k, __m512i a, __m512i b, int cnt);
VALIGNQ __m256i _mm256_mask_alignr_epi64(__m256i s, __mmask8 k, __m256i a, __m256i b, int cnt);
VALIGNQ __m256i _mm256_maskz_alignr_epi64( __mmask8 k, __m256i a, __m256i b, int cnt);
VALIGNQ __m128i _mm128i_maskz_alignr_epi64( __mmask8 k, __m128i a, __m128i b, int cnt);

Exceptions

See Exceptions Type E4NF.
VBLENDMPD/VBLENDMPS—Blend Float64/Float32 Vectors Using an OpMask Control

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 65 /r VBLENDMPD xmm1 [k1][z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Blend double-precision vector xmm2 and double-precision vector xmm3/m128/m64bcst and store the result in xmm1, under control mask.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 65 /r VBLENDMPD ymm1 [k1][z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Blend double-precision vector ymm2 and double-precision vector ymm3/m256/m64bcst and store the result in ymm1, under control mask.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 65 /r VBLENDMPD zmm1 [k1][z], zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Blend double-precision vector zmm2 and double-precision vector zmm3/m512/m64bcst and store the result in zmm1, under control mask.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 65 /r VBLENDMPS xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Blend single-precision vector xmm2 and single-precision vector xmm3/m128/m32bcst and store the result in xmm1, under control mask.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 65 /r VBLENDMPS ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Blend single-precision vector ymm2 and single-precision vector ymm3/m256/m32bcst and store the result in ymm1, under control mask.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 65 /r VBLENDMPS zmm1 [k1][z], zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Blend single-precision vector zmm2 and single-precision vector zmm3/m512/m32bcst using k1 as select control and store the result in zmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs an element-by-element blending between float64/float32 elements in the first source operand (the second operand) with the elements in the second source operand (the third operand) using an opmask register as select control. The blended result is written to the destination register.

The destination and first source operands are ZMM/YMM/XMM registers. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location.

The opmask register is not used as a writemask for this instruction. Instead, the mask is used as an element selector: every element of the destination is conditionally selected between first source or second source using the value of the related mask bit (0 for first source operand, 1 for second source operand).

If EVEX.z is set, the elements with corresponding mask bit value of 0 in the destination operand are zeroed.

Operation

VBLENDMPD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[j] OR *no controlmask*

THEN

IF (EVEX.b = 1) AND (SRC2 *is memory*)

THEN
DEST[i+63:i] \leftarrow SRC2[63:0]
ELSE
DEST[i+63:i] \leftarrow SRC2[i+63:i]
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN DEST[i+63:i] \leftarrow SRC1[i+63:i]
ELSE ; zeroing-masking
DEST[i+63:i] \leftarrow 0
FI;
ENDIF
ENDFOR
DEST[MAX_VL-1:VL] \leftarrow 0

**VBLENDMPS (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j \leftarrow 0 TO KL-1
i \leftarrow j \times 32
IF k1[j] OR *no controlmask*
THEN
IF (EVEX.b = 1) AND (SRC2 *is memory*)
THEN
DEST[i+31:i] \leftarrow SRC2[31:0]
ELSE
DEST[i+31:i] \leftarrow SRC2[i+31:i]
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN DEST[i+31:i] \leftarrow SRC1[i+31:i]
ELSE ; zeroing-masking
DEST[i+31:i] \leftarrow 0
FI;
ENDIF
ENDFOR
DEST[MAX_VL-1:VL] \leftarrow 0

**Intel C/C++ Compiler Intrinsic Equivalent**

```
VBLENDMPD __m512d _mm512_mask_blend_pd(__mmask8 k, __m512d a, __m512d b);
VBLENDMPD __m256d _mm256_mask_blend_pd(__mmask8 k, __m256d a, __m256d b);
VBLENDMPD __m128d _mm_mask_blend_pd(__mmask8 k, __m128d a, __m128d b);
VBLENDMPS__m512._mm512_mask_blend_ps(__mmask16 k, __m512 a, __m512 b);
VBLENDMPS__m256._mm256_mask_blend_ps(__mmask8 k, __m256, __m256 b);
VBLENDMPS__m128._mm_mask_blend_ps(__mmask8 k, __m128 a, __m128 b);
```

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4.
VPBLENDMB/VPBLENDMW—Blend Byte/Word Vectors Using an Opmask Control

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 66 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend byte integer vector xmm2 and byte vector xmm3/m128 and store the result in xmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMB xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td>AVX512Bw</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 66 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend byte integer vector ymm2 and byte vector ymm3/m256 and store the result in ymm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMB ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td>AVX512Bw</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 66 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Blend byte integer vector zmm2 and byte vector zmm3/m512 and store the result in zmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMB zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 66 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend word integer vector xmm2 and word vector xmm3/m128 and store the result in xmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMW xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td>AVX512Bw</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 66 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend word integer vector ymm2 and word vector ymm3/m256 and store the result in ymm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMW ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td>AVX512Bw</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 66 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Blend word integer vector zmm2 and word vector zmm3/m512 and store the result in zmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMW zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs an element-by-element blending of byte/word elements between the first source operand byte vector register and the second source operand byte vector from memory or register, using the instruction mask as selector. The result is written into the destination byte vector register.

The destination and first source operands are ZMM/YMM/XMM registers. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit memory location.

The mask is not used as a writemask for this instruction. Instead, the mask is used as an element selector: every element of the destination is conditionally selected between first source or second source using the value of the related mask bit (0 for first source, 1 for second source).

Operation

**VPBLENDMB (EVEX encoded versions)**

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
  i ← j * 8
  IF k1[j] OR *no writemask*
    THEN DEST[i+7:j] ← SRC2[i+7:j]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN DEST[i+7:j] ← SRC1[i+7:j]
ELSE ; zeroing-masking
    DEST[i+7:i] ← 0
    FI;
ENDIF

DEST[MAX_VL-1:VL] ← 0;

VPBLENDMW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← SRC2[i+15:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN DEST[i+15:i] ← SRC1[i+15:i]
        ELSE ; zeroing-masking
            DEST[i+15:i] ← 0
        FI;
    FI;
ENDIF

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPBLENDMB __m512i _mm512_mask_blend_epi8(__mmask64 m, __m512i a, __m512i b);
VPBLENDMB __m256i _mm256_mask_blend_epi8(__mmask32 m, __m256i a, __m256i b);
VPBLENDMB __m128i _mm_mask_blend_epi8(__mmask16 m, __m128i a, __m128i b);
VPBLENDMW __m512i _mm512_mask_blend_epi16(__mmask32 m, __m512i a, __m512i b);
VPBLENDMW __m256i _mm256_mask_blend_epi16(__mmask16 m, __m256i a, __m256i b);
VPBLENDMW __m128i _mm_mask_blend_epi16(__mmask8 m, __m128i a, __m128i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type E4.
VPBLENDMD/VPBLENDMQ—Blend Int32/Int64 Vectors Using an OpMask Control

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 64 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend doubleword integer vector xmm2 and doubleword vector xmm3/m128/m32bcst and store the result in xmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMD xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 64 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend doubleword integer vector ymm2 and doubleword vector ymm3/m256/m32bcst and store the result in ymm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMD ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 64 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Blend doubleword integer vector zmm2 and doubleword vector zmm3/m512/m32bcst and store the result in zmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMD zmm1 [k1][z], zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td>AVX512VL</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 64 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend quadword integer vector xmm2 and quadword vector xmm3/m128/m64bcst and store the result in xmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMQ xmm1 [k1][z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 64 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Blend quadword integer vector ymm2 and quadword vector ymm3/m256/m64bcst and store the result in ymm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMQ ymm1 [k1][z], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 64 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Blend quadword integer vector zmm2 and quadword vector zmm3/m512/m64bcst and store the result in zmm1, under control mask.</td>
</tr>
<tr>
<td>VPBLENDMQ zmm1 [k1][z], zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td>AVX512VL</td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs an element-by-element blending of dword/qword elements between the first source operand (the second operand) and the elements of the second source operand (the third operand) using an opmask register as select control. The blended result is written into the destination.

The destination and first source operands are ZMM registers. The second source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location.

The opmask register is not used as a writemask for this instruction. Instead, the mask is used as an element selector: every element of the destination is conditionally selected between first source or second source using the value of the related mask bit (0 for the first source operand, 1 for the second source operand).

If EVEX.z is set, the elements with corresponding mask bit value of 0 in the destination operand are zeroed.

Operation

VPBLENDMD (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no controlmask*
        THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN
DEST[i+31:i] \leftarrow SRC2[31:0]
ELSE
DEST[i+31:i] \leftarrow SRC2[i+31:i]
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN DEST[i+31:i] \leftarrow SRC1[i+31:i]
ELSE ; zeroing-masking
DEST[i+31:i] \leftarrow 0
FI;
FI;
ENDIF

**VPBLENDMD (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j \leftarrow 0 TO KL-1
i \leftarrow j \times 32
IF k1[j] OR *no controlmask*
THEN
IF (EVEX.b = 1) AND (SRC2 *is memory*)
THEN
DEST[i+31:i] \leftarrow SRC2[31:0]
ELSE
DEST[i+31:i] \leftarrow SRC2[i+31:i]
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN DEST[i+31:i] \leftarrow SRC1[i+31:i]
ELSE ; zeroing-masking
DEST[i+31:i] \leftarrow 0
FI;
FI;
ENDIF

**Intel C/C++ Compiler Intrinsic Equivalent**

VPBLENDMD __m512i _mm512_mask_blend_epi32(__mmask16 k, __m512i a, __m512i b);
VPBLENDMD __m256i _mm256_mask_blend_epi32(__mmask8 m, __m256i a, __m256i b);
VPBLENDMD __m128i _mm_mask_blend_epi32(__mmask8 m, __m128i a, __m128i b);
VPBLENDMDQ __m512i _mm512_mask_blend_epi64(__mmask8 k, __m512i a, __m512i b);
VPBLENDMDQ __m256i _mm256_mask_blend_epi64(__mmask8 m, __m256i a, __m256i b);
VPBLENDMDQ __m128i _mm_mask_blend_epi64(__mmask8 m, __m128i a, __m128i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4.
**ANDPD—Bitwise Logical AND of Packed Double Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 54 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the bitwise logical AND of packed double-precision floating-point values in xmm1 and xmm2/mem.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F 54 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND of packed double-precision floating-point values in xmm2 and xmm3/mem.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F 54 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND of packed double-precision floating-point values in ymm2 and ymm3/mem.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W1 54 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed double-precision floating-point values in xmm2 and xmm3/m128/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:W1 54 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed double-precision floating-point values in ymm2 and ymm3/m256/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:W1 54 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical AND of packed double-precision floating-point values in zmm2 and zmm3/m512/m64bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical AND of the two, four or eight packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.
Operation

VANDPD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b == 1) AND (SRC2 *is memory*)
                THEN
                    DEST[i+63:i] ← SRC1[i+63:i] BITWISE AND SRC2[63:0]
                ELSE
                    DEST[i+63:i] ← SRC1[i+63:i] BITWISE AND SRC2[i+63:i]
                FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *
                    DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] = 0
                FI;
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VANDPD (VEX.256 encoded version)

DEST[63:0] ← SRC1[63:0] BITWISE AND SRC2[63:0]
DEST[MAX_VL-1:256] ← 0

VANDPD (VEX.128 encoded version)

DEST[63:0] ← SRC1[63:0] BITWISE AND SRC2[63:0]
DEST[MAX_VL-1:128] ← 0

ANDPD (128-bit Legacy SSE version)

DEST[63:0] ← DEST[63:0] BITWISE AND SRC[63:0]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VANDPD __m512d __mm512_and_pd (__m512d a, __m512d b);
VANDPD __m512d __mm512_mask_and_pd (__m512d s, __mmask8 k, __m512d a, __m512d b);
VANDPD __m512d __mm512_maskz_and_pd (__mmask8 k, __m512d a, __m512d b);
VANDPD __m256d __mm256_mask_and_pd (__m256d s, __mmask8 k, __m256d a, __m256d b);
VANDPD __m256d __mm256_maskz_and_pd (__mmask8 k, __m256d a, __m256d b);
VANDPD __m128d __mm_mask_and_pd (__m128d s, __mmask8 k, __m128d a, __m128d b);
VANDPD __m128d __mm_maskz_and_pd (__mmask8 k, __m128d a, __m128d b);
ANDPD __m128d __mm_and_pd (__m128d a, __m128d b);

SIMD Floating-Point Exceptions

None
Other Exceptions

VEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
**ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 54 /r ANDPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in xmm1 and xmm2/mem.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F 54 /r VANDPS xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/mem.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F 54 /r VANDPS ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/mem.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F:W0 54 /r VANDPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/m128/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F:W0 54 /r VANDPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/m256/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F:W0 54 /r VANDPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in zmm2 and zmm3/m512/m32bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical AND of the four, eight or sixteen packed single-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
Operation

VANDPS (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
i ← j * 32
IF k1[j] OR *no writemask*
   IF (EVEX.b == 1) AND (SRC2 *is memory*)
      THEN
         DEST[i+63:i] ← SRC1[i+31:i] BITWISE AND SRC2[31:0]
      ELSE
         DEST[i+31:i] ← SRC1[i+31:i] BITWISE AND SRC2[i+31:i]
   FI;
ELSE
   IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
   ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
   FI;
FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0;

VANDPS (VEX.256 encoded version)

DEST[31:0] ← SRC[31:0] BITWISE AND SRC2[31:0]
DEST[95:64] ← SRC[95:64] BITWISE AND SRC2[95:64]
DEST[MAX_VL-1:256] ← 0;

VANDPS (VEX.128 encoded version)

DEST[31:0] ← SRC[31:0] BITWISE AND SRC2[31:0]
DEST[95:64] ← SRC[95:64] BITWISE AND SRC2[95:64]
DEST[MAX_VL-1:128] ← 0;

ANDPS (128-bit Legacy SSE version)

DEST[31:0] ← DEST[31:0] BITWISE AND SRC[31:0]
DEST[95:64] ← DEST[95:64] BITWISE AND SRC[95:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VANDPS __m512 __mm512_and_ps (__m512 a, __m512 b);
VANDPS __m512 __mm512_mask_and_ps (__m512 s, __mmask16 k, __m512 a, __m512 b);
VANDPS __m512 __mm512_maskz_and_ps (__mmask16 k, __m512 a, __m512 b);
VANDPS __m256 __mm256_and_ps (__m256 s, __mmask8 k, __m256 a, __m256 b);
VANDPS __m256 __mm256_mask_and_ps (__mmask8 k, __m256 a, __m256 b);
VANDPS __m128 __mm128_and_ps (__m128 s, __mmask8 k, __m128 a, __m128 b);
VANDPS.__m128_mm_maskz_and_ps (__mmask8 k, __m128 a, __m128 b);
VANDPS.__m256_mm256_and_ps (__m256 a, __m256 b);
ANDPS.__m128_mm_and_ps (__m128 a, __m128 b);

**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
VEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
## ANDNPD—Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 55 /r ANDNPD xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the bitwise logical AND NOT of packed double-precision floating-point values in xmm1 and xmm2/mem.</td>
</tr>
<tr>
<td>VEX.NDS.128:66.0F 55 /r VANDNPD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND NOT of packed double-precision floating-point values in xmm2 and xmm3/mem.</td>
</tr>
<tr>
<td>VEX.NDS.256:66.0F 55/r VANDNPD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND NOT of packed double-precision floating-point values in ymm2 and ymm3/mem.</td>
</tr>
<tr>
<td>EVEX.NDS.128:66:0F.W1 55 /r VANDNPD xmm1 (k1)[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the bitwise logical AND NOT of packed double-precision floating-point values in xmm2 and xmm3/m128/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256:66:0F.W1 55 /r VANDNPD ymm1 (k1)[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the bitwise logical AND NOT of packed double-precision floating-point values in ymm2 and ymm3/m256/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512:66:0F.W1 55 /r VANDNPD zmm1 (k1)[z], zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical AND NOT of packed double-precision floating-point values in zmm2 and zmm3/m512/m64bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a bitwise logical AND NOT of the two, four or eight packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

**EVEX encoded versions:** The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.
Operation

**VANDNPD (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[j] OR *no writemask*

IF (EVEX.b == 1) AND (SRC2 *is memory*)

THEN

DEST[i+63:i] ← (NOT(SRC1[i+63:i])) BITWISE AND SRC2[63:0]

ELSE

DEST[i+63:i] ← (NOT(SRC1[i+63:i])) BITWISE AND SRC2[i+63:i]

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*

ELSE ; zeroing-masking

DEST[i+63:i] = 0

FI;

ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VANDNPD (VEX.256 encoded version)**

DEST[63:0] ← (NOT(SRC1[63:0])) BITWISE AND SRC2[63:0]

DEST[127:64] ← (NOT(SRC1[127:64])) BITWISE AND SRC2[127:64]


DEST[255:192] ← (NOT(SRC1[255:192])) BITWISE AND SRC2[255:192]

DEST[MAX_VL-1:256] ← 0

**VANDNPD (VEX.128 encoded version)**

DEST[63:0] ← (NOT(SRC1[63:0])) BITWISE AND SRC2[63:0]

DEST[127:64] ← (NOT(SRC1[127:64])) BITWISE AND SRC2[127:64]

DEST[MAX_VL-1:128] ← 0

**ANDNPD (128-bit Legacy SSE version)**

DEST[63:0] ← (NOT(Dest[63:0])) BITWISE AND SRC[63:0]

DEST[127:64] ← (NOT(Dest[127:64])) BITWISE AND SRC[127:64]

DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VANDNPD __m512d _mm512_andnot_pd (__m512d a, __m512d b);

VANDNPD __m512d _mm512_mask_andnot_pd (__m512d s, __mmask8 k, __m512d a, __m512d b);

VANDNPD __m512d _mm512_maskz_andnot_pd (__mmask8 k, __m512d a, __m512d b);

VANDNPD __m256d _mm256_mask_andnot_pd (__mmask8 k, __m256d a, __m256d b);

VANDNPD __m256d _mm256_maskz_andnot_pd (__mmask8 k, __m256d a, __m256d b);

VANDNPD __m128d _mm128_mask_andnot_pd (__m128d s, __mmask8 k, __m128d a, __m128d b);

VANDNPD __m128d _mm128_maskz_andnot_pd (__mmask8 k, __m128d a, __m128d b);

ANDNPD __m256d _mm256_andnot_pd (__m256d a, __m256d b);

SIMD Floating-Point Exceptions

None
Other Exceptions
VEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
ANDNPS—Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 55 /r ANDNPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the bitwise logical AND NOT of packed single-precision floating-point values in xmm1 and xmm2/mem.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F 55 /r VANDNPS xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND NOT of packed single-precision floating-point values in xmm2 and xmm3/mem.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F 55 /r VANDNPS ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical AND NOT of packed single-precision floating-point values in ymm2 and ymm3/mem.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F:W0 54 /r VANDPS xmm1 {k1}[z], xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/m128/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F:W0 54 /r VANDPS ymm1 {k1}[z], ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/m256/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F:W0 54 /r VANDPS zmm1 {k1}[z], zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical AND of packed single-precision floating-point values in zmm2 and zmm3/m512/m32bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction Operand Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op/En</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>RM</td>
</tr>
<tr>
<td>RVM</td>
</tr>
<tr>
<td>FV</td>
</tr>
</tbody>
</table>

Description

Performs a bitwise logical AND NOT of the four, eight or sixteen packed single-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
Operation

VANDNPS (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    IF (EVEX.b == 1) AND (SRC2 *is memory*)
      THEN
        DEST[i+31:i] ← (NOT(SRC1[i+31:i])) BITWISE AND SRC2[31:0]
      ELSE
        DEST[i+31:i] ← (NOT(SRC1[i+31:i])) BITWISE AND SRC2[i+31:i]
        FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+31:i] = 0
      FI;
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VANDNPS (VEX.256 encoded version)
DEST[31:0] ← (NOT(SRC1[31:0])) BITWISE AND SRC2[31:0]
DEST[95:64] ← (NOT(SRC1[95:64])) BITWISE AND SRC2[95:64]
DEST[127:96] ← (NOT(SRC1[127:96])) BITWISE AND SRC2[127:96]
DEST[159:128] ← (NOT(SRC1[159:128])) BITWISE AND SRC2[159:128]
DEST[MAX_VL-1:256] ← 0

VANDNPS (VEX.128 encoded version)
DEST[31:0] ← (NOT(SRC1[31:0])) BITWISE AND SRC2[31:0]
DEST[95:64] ← (NOT(SRC1[95:64])) BITWISE AND SRC2[95:64]
DEST[127:96] ← (NOT(SRC1[127:96])) BITWISE AND SRC2[127:96]
DEST[MAX_VL-1:128] ← 0

ANDNPS (128-bit Legacy SSE version)
DEST[31:0] ← (NOT(DEST[31:0])) BITWISE AND SRC[31:0]
DEST[95:64] ← (NOT(DEST[95:64])) BITWISE AND SRC[95:64]
DEST[127:96] ← (NOT(DEST[127:96])) BITWISE AND SRC[127:96]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VANDNPS __m512 __mm512_andnot_ps (__m512 a, __m512 b);
VANDNPS __m512 __mm512_mask_andnot_ps (__m512 s, __mmask16 k, __m512 a, __m512 b);
VANDNPS __m512 __mm512_maskz_andnot_ps (__mmask16 k, __m512 a, __m512 b);
VANDNPS __m256 __mm256_mask_andnot_ps (__m256 s, __mmask8 k, __m256 a, __m256 b);
VANDNPS __m256 __mm256_maskz_andnot_ps (__mmask8 k, __m256 a, __m256 b);
VANDNPS __m128 __mm_mask_andnot_ps (__m128 s, __mmask8 k, __m128 a, __m128 b);
INSTRUCTION SET REFERENCE, A-Z

VANDNPS __m128 _mm_maskz_andnot_ps (__mmask8 k, __m128 a, __m128 b);
VANDNPS __m256 _mm256_andnot_ps (__m256 a, __m256 b);
ANDNPS __m128 _mm_andnot_ps (__m128 a, __m128 b);

SIMD Floating-Point Exceptions
None

Other Exceptions
VEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
## VBROADCAST—Load with Broadcast Floating-Point Data

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.128.66.0F38.W0 18 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Broadcast single-precision floating-point element in mem to four locations in xmm1.</td>
</tr>
<tr>
<td>VBROADCASTSS xmm1, m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 18 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Broadcast single-precision floating-point element in mem to eight locations in ymm1.</td>
</tr>
<tr>
<td>VBROADCASTSS ymm1, m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 19 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Broadcast double-precision floating-point element in mem to four locations in ymm1.</td>
</tr>
<tr>
<td>VBROADCASTSD ymm1, m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 1A /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Broadcast 128 bits of floating-point data in mem to low and high 128-bits in ymm1.</td>
</tr>
<tr>
<td>VBROADCASTF128 ymm1, m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 19 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Broadcast low double-precision floating-point element in xmm2/m64 to four locations in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTSD ymm1 {k1}{z}, xmm2/m64</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 19 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast low double-precision floating-point element in xmm2/m64 to eight locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTSD zmm1 {k1}{z}, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 19 /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Broadcast two single-precision floating-point elements in xmm2/m64 to locations in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTF32X2 ymm1 {k1}{z}, xmm2/m64</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 19 /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Broadcast two single-precision floating-point elements in xmm2/m64 to locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTF32X2 zmm1 {k1}{z}, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 18 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Broadcast low single-precision floating-point element in xmm2/m32 to all locations in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTSS xmm1 {k1}{z}, xmm2/m32</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 18 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Broadcast low single-precision floating-point element in xmm2/m32 to all locations in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTSS ymm1 {k1}{z}, xmm2/m32</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 18 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast low single-precision floating-point element in xmm2/m32 to all locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTSS zmm1 {k1}{z}, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 1A /r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Broadcast 128 bits of 4 single-precision floating-point data in mem to locations in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTF32X4 ymm1 {k1}{z}, m128</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 1A /r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast 128 bits of 4 single-precision floating-point data in mem to locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBROADCASTF32X4 zmm1 {k1}{z}, m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**Description**

VBROADCASTSD/VBROADCASTSS/VBROADCASTF128 load floating-point values as one tuple from the source operand (second operand) in memory and broadcast to all elements of the destination operand (first operand).

VEX256-encoded versions: The destination operand is a YMM register. The source operand is either a 32-bit, 64-bit, or 128-bit memory location. Register source encodings are reserved and will #UD. Bits (MAX_VL-1:256) of the destination register are zeroed.

EVEX-encoded versions: The destination operand is a ZMM/YMM/XMM register and updated according to the writemask k1. The source operand is either a 32-bit, 64-bit memory location or the low doubleword/quadword element of an XMM register.

VBROADCASTF32X2/VBROADCASTF32X4/VBROADCASTF64X2/VBROADCASTF32X8/VBROADCASTF64X4 load floating-point values as tuples from the source operand (the second operand) in memory or register and broadcast to all elements of the destination operand (the first operand). The destination operand is a YMM/ZMM register updated according to the writemask k1. The source operand is either a register or 64-bit/128-bit/256-bit memory location.

VBROADCASTSD and VBROADCASTF128,F32x4 and F64x2 are only supported as 256-bit and 512-bit wide versions and up. VBROADCASTSS is supported in 128-bit, 256-bit and 512-bit wide versions. F32x8 and F64x4 are only supported as 512-bit wide versions.

VBROADCASTF32X2/VBROADCASTF32X4/VBROADCASTF32X8 have 32-bit granularity. VBROADCASTF64X2 and VBROADCASTF64X4 have 64-bit granularity.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

If VBROADCASTSD or VBROADCASTF128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.

---

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S, T2, T4, T8</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
Operation

**VBROADCASTSS (128 bit version VEX and legacy)**

```
temp ← SRC[31:0]
DEST[31:0] ← temp
DEST[63:32] ← temp
DEST[95:64] ← temp
DEST[127:96] ← temp
DEST[MAX_VL-1:128] ← 0
```

**VBROADCASTSS (VEX.256 encoded version)**

```
temp ← SRC[31:0]
DEST[31:0] ← temp
DEST[63:32] ← temp
DEST[95:64] ← temp
DEST[127:96] ← temp
DEST[159:128] ← temp
DEST[191:160] ← temp
DEST[223:192] ← temp
DEST[255:224] ← temp
DEST[MAX_VL-1:256] ← 0
```

**VBROADCASTSS (EVEX encoded versions)**

(KL, VL) (4, 128), (8, 256),= (16, 512)

```pascal
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← SRC[31:0]
  ELSE
    IF *merging-masking*
      THEN *DEST[i+31:i] remains unchanged*
    ELSE
      DEST[i+31:i] ← 0
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
```

**VBROADCASTSD (VEX.256 encoded version)**

```
temp ← SRC[63:0]
DEST[63:0] ← temp
```

![Figure 5-5. VBROADCASTF64X4 Operation (512-bit version with writemask all 1s)](image)
INSTRUCTION SET REFERENCE, A-Z

VBROADCASTSD (EVEX encoded versions)
(KL, VL) = (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
      THEN DEST[i+63:i] ← SRC[63:0]
  ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VBROADCASTF32x2 (EVEX encoded versions)
(KL, VL) = (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  n ← (j mod 2) * 32
  IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← SRC[n+31:n]
  ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+31:i] ← 0
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VBROADCASTF128 (VEX.256 encoded version)
temp ← SRC[127:0]
DEST[127:0] ← temp
DEST[255:128] ← temp
DEST[MAX_VL-1:256] ← 0

VBROADCASTF32X4 (EVEX encoded versions)
(KL, VL) = (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j* 32
  n ← (j modulo 4) * 32
  IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← SRC[n+31:n]
  ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
  FI
ELSE ; zeroing-masking
    DEST[i+31:i] ← 0
FI
Fi;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VdiCASTF64X2 (EVEX encoded versions)
(KL, VL) = (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    n ← (j modulo 2) * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← SRC[n+63:n]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] = 0
        FI
    FI
Fi;
ENDFOR;

VdiCASTF32X8 (EVEX.U1.512 encoded version)
FOR j ← 0 TO 15
    i ← j * 32
    n ← (j modulo 8) * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC[n+31:n]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+31:i] = 0
        FI
    FI
Fi;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VdiCASTF64X4 (EVEX.512 encoded version)
FOR j ← 0 TO 7
    i ← j * 64
    n ← (j modulo 4) * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← SRC[n+63:n]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] = 0
        FI
    FI
Fi;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
**Intel C/C++ Compiler Intrinsic Equivalent**

- `VBBROADCASTF32x2 __m512 _mm512_broadcast_f32x2(__m128 a);`
- `VBBROADCASTF32x2 __m512 _mm512_mask_broadcast_f32x2(__m512 s, __mmask16 k, __m128 a);`
- `VBBROADCASTF32x2 __m512 _mm512_maskz_broadcast_f32x2(__mmask16 k, __m128 a);`
- `VBBROADCASTF32x2 __m256 _mm256_broadcast_f32x2(__m128 a);`
- `VBBROADCASTF32x2 __m256 _mm256_mask_broadcast_f32x2(__m256 s, __mmask8 k, __m128 a);`
- `VBBROADCASTF32x2 __m256 _mm256_maskz_broadcast_f32x2(__mmask8 k, __m128 a);`
- `VBBROADCASTF32x4 __m512 _mm512_broadcast_f32x4(__m128 a);`
- `VBBROADCASTF32x4 __m512 _mm512_mask_broadcast_f32x4(__m512 s, __mmask16 k, __m128 a);`
- `VBBROADCASTF32x4 __m512 _mm512_maskz_broadcast_f32x4(__mmask16 k, __m128 a);`
- `VBBROADCASTF32x4 __m256 _mm256_broadcast_f32x4(__m128 a);`
- `VBBROADCASTF32x4 __m256 _mm256_mask_broadcast_f32x4(__m256 s, __mmask8 k, __m128 a);`
- `VBBROADCASTF32x4 __m256 _mm256_maskz_broadcast_f32x4(__mmask8 k, __m128 a);`
- `VBBROADCASTF64x2 __m512d _mm512d_broadcast_f64x2(__m128d a);`
- `VBBROADCASTF64x2 __m512d _mm512d_mask_broadcast_f64x2(__m512d s, __mmask8 k, __m128d a);`
- `VBBROADCASTF64x2 __m512d _mm512d_maskz_broadcast_f64x2(__mmask8 k, __m128d a);`
- `VBBROADCASTF64x2 __m256d _mm256d_broadcast_f64x2(__m256d a);`
- `VBBROADCASTF64x2 __m256d _mm256d_mask_broadcast_f64x2(__m256d s, __mmask8 k, __m128d a);`
- `VBBROADCASTF64x2 __m256d _mm256d_maskz_broadcast_f64x2(__mmask8 k, __m128d a);`
- `VBBROADCASTF32X8 __m512d _mm512d_broadcast_f32x8(__m256d a);`
- `VBBROADCASTF32X8 __m512d _mm512d_mask_broadcast_f32x8(__m256d s, __mmask16 k, __m256d a);`
- `VBBROADCASTF32X8 __m512d _mm512d_maskz_broadcast_f32x8(__mmask16 k, __m256d a);`
- `VBBROADCASTF64X4 __m512d _mm512d_broadcast_f64x4(__m256d s, __mmask8 k, __m256d a);`
- `VBBROADCASTF64X4 __m512d _mm512d_mask_broadcast_f64x4(__m256d s, __mmask8 k, __m256d a);`
- `VBBROADCASTF64X4 __m512d _mm512d_maskz_broadcast_f64x4(__mmask8 k, __m256d a);`
- `VBBROADCASTSD __m512 _mm512d_broadcastsd_pd(__m128d a);`
- `VBBROADCASTSD __m512 _mm512d_mask_broadcastsd_pd(__m512d s, __mmask8 k, __m128d a);`
- `VBBROADCASTSD __m512 _mm512d_maskz_broadcastsd_pd(__mmask8 k, __m128d a);`
- `VBBROADCASTSD __m256d _mm256d_broadcastsd_pd(__m256d s, __mmask8 k, __m128d a);`
- `VBBROADCASTSD __m256d _mm256d_mask_broadcastsd_pd(__m256d s, __mmask8 k, __m128d a);`
- `VBBROADCASTSD __m256d _mm256d_maskz_broadcastsd_pd(__mmask8 k, __m128d a);`
- `VBBROADCASTSD __m512 _mm512d_broadcastss_ps(__m128d a);`
- `VBBROADCASTSD __m512 _mm512d_mask_broadcastss_ps(__m512d s, __mmask16 k, __m128d a);`
- `VBBROADCASTSD __m512d _mm512d_maskz_broadcastss_ps(__mmask16 k, __m128d a);`
- `VBBROADCASTSD __m256d _mm256d_broadcastss_ps(__m256d s, __mmask8 k, __m128d a);`
- `VBBROADCASTSD __m256d _mm256d_mask_broadcastss_ps(__m256d s, __mmask8 k, __m128d a);`
- `VBBROADCASTSD __m256d _mm256d_maskz_broadcastss_ps(__mmask8 k, __m128d a);`
- `VBBROADCASTSS __m128 _mm128d_broadcast_f128(__m128 * a);`
- `VBBROADCASTSS __m128 _mm128d_mask_broadcast_f128(__m128d * a);`
- `VBBROADCASTSS __m128d _mm256d_broadcast_f128(__m128d * a);`
- `VBBROADCASTSS __m128d _mm256d_mask_broadcast_f128(__m128d * a);`
- `VBBROADCASTSS __m128d _mm256d_maskz_broadcast_f128(__m128d * a);`
- `VBBROADCASTSS __m128d _mm256d_broadcast_sd(double *a);`
- `VBBROADCASTSS __m128 _mm128d_broadcastss_ps(__m128d * a);`
- `VBBROADCASTSS __m128 _mm128d_mskz_broadcastss_ps(__m128d * a);`
- `VBBROADCASTSS __m128d _mm256d_broadcastss_ps(__m256d * a);`
- `VBBROADCASTSS __m128d _mm256d_maskz_broadcastss_ps(__m256d * a);`
- `VBBROADCASTSS __m128d _mm256d_broadcast_sd(float *a);`
- `VBBROADCASTSS __m128 _mm128d_broadcastss_ss(float *a);`
- `VBBROADCASTSS __m128 _mm128d_maskz_broadcastss_ss(float *a);`
- `VBBROADCASTSS __m128d _mm256d_broadcast_sd(float *a);`

**Exceptions**

VEX-encoded instructions, see Exceptions Type 6;
EVEX-encoded instructions, see Exceptions Type E6.

#UD
If VEX.L = 0 for VBBROADCASTSD or VBBROADCASTSF128.
If EVEX.L’L = 0 for VBBROADCASTSD/VBROADCSTF32X2/VBROADCSTF32X4/VBROADCSTF64X2.
If EVEX.L’L < 10b for VBBROADCASTF32X8/VBROADCSTF64X4.
INSTRUCTION SET REFERENCE, A-Z

VPBROADCASTB/W/D/Q—Load with Broadcast Integer Data from General Purpose Register

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 7A /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast an 8-bit value from a GPR to all bytes in the 128-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTB xmm1 (k1){z}, reg</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 7A /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast an 8-bit value from a GPR to all bytes in the 256-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTB ymm1 (k1){z}, reg</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 7A /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Broadcast an 8-bit value from a GPR to all bytes in the 512-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTB zmm1 (k1){z}, reg</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 7B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast a 16-bit value from a GPR to all words in the 128-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTW xmm1 (k1){z}, reg</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 7B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast a 16-bit value from a GPR to all words in the 256-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTW ymm1 (k1){z}, reg</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 7B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Broadcast a 16-bit value from a GPR to all words in the 512-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTW zmm1 (k1){z}, reg</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 7C /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a 32-bit value from a GPR to all double-words in the 128-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTD xmm1 (k1){z}, r32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 7C /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a 32-bit value from a GPR to all double-words in the 256-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTD ymm1 (k1){z}, r32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 7C /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast a 32-bit value from a GPR to all double-words in the 512-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTD zmm1 (k1){z}, r32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 7C /r</td>
<td>T1S</td>
<td>V/N.E.</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a 64-bit value from a GPR to all quad-words in the 128-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTQ xmm1 (k1){z}, r64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 7C /r</td>
<td>T1S</td>
<td>V/N.E.</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a 64-bit value from a GPR to all quad-words in the 256-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTQ ymm1 (k1){z}, r64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 7C /r</td>
<td>T1S</td>
<td>V/N.E.</td>
<td>AVX512F</td>
<td>Broadcast a 64-bit value from a GPR to all quad-words in the 512-bit destination subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTQ zmm1 (k1){z}, r64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRMreg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Broadcasts a 8-bit, 16-bit, 32-bit or 64-bit value from a general-purpose register (the second operand) to all the locations in the destination vector register (the first operand) using the writemask k1.
EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VPBROADCASTB (EVEX encoded versions)**

\((KL, VL) = (16, 128), (32, 256), (64, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)

\(i \leftarrow j \times 8\)

IF \(k1[j]\) OR *no writemask*

THEN \(\text{DEST}[i+7:i] \leftarrow \text{SRC}[7:0]\)

ELSE

IF *merging-masking* ; merging-masking

THEN *\text{DEST}[i+7:i] remains unchanged*\n
ELSE ; zeroing-masking

\(\text{DEST}[i+7:i] \leftarrow 0\)

FI

FI;

ENDFOR

\(\text{DEST}[\text{MAX}_V L-1:V L] \leftarrow 0\)

**VPBROADCASTW (EVEX encoded versions)**

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)

\(i \leftarrow j \times 16\)

IF \(k1[j]\) OR *no writemask*

THEN \(\text{DEST}[i+15:i] \leftarrow \text{SRC}[15:0]\)

ELSE

IF *merging-masking* ; merging-masking

THEN *\text{DEST}[i+15:i] remains unchanged*\n
ELSE ; zeroing-masking

\(\text{DEST}[i+15:i] \leftarrow 0\)

FI

FI;

ENDFOR

\(\text{DEST}[\text{MAX}_V L-1:V L] \leftarrow 0\)

**VPBROADCASTD (EVEX encoded versions)**

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)

\(i \leftarrow j \times 32\)

IF \(k1[j]\) OR *no writemask*

THEN \(\text{DEST}[i+31:i] \leftarrow \text{SRC}[31:0]\)

ELSE

IF *merging-masking* ; merging-masking

THEN *\text{DEST}[i+31:i] remains unchanged*\n
ELSE ; zeroing-masking

\(\text{DEST}[i+31:i] \leftarrow 0\)

FI

FI;

ENDFOR

\(\text{DEST}[\text{MAX}_V L-1:V L] \leftarrow 0\)
VPBROADCASTQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← SRC[63:0]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPBROADCASTB __m512i _mm512_mask_set1_epi8(__m512i s, __mmask64 k, int a);
VPBROADCASTB __m512i _mm512_maskz_set1_epi8( __mmask64 k, int a);
VPBROADCASTB __m256i _mm256_mask_set1_epi8(__m256i s, __mmask32 k, int a);
VPBROADCASTB __m256i _mm256_maskz_set1_epi8( __mmask32 k, int a);
VPBROADCASTB __m128i _mm_mask_set1_epi8(__m128i s, __mmask16 k, int a);
VPBROADCASTB __m128i _mm_maskz_set1_epi8( __mmask16 k, int a);
VPBROADCASTD __m512i _mm512_mask_set1_epi32(__m512i s, __mmask16 k, __int64 a);
VPBROADCASTD __m512i _mm512_maskz_set1_epi32( __mmask16 k, __int64 a);
VPBROADCASTD __m256i _mm256_mask_set1_epi32(__m256i s, __mmask8 k, __int64 a);
VPBROADCASTD __m256i _mm256_maskz_set1_epi32( __mmask8 k, __int64 a);
VPBROADCASTD __m128i _mm_mask_set1_epi32(__m128i s, __mmask8 k, __int64 a);
VPBROADCASTD __m128i _mm_maskz_set1_epi32( __mmask8 k, __int64 a);
VPBROADCASTW __m512i _mm512_mask_set1_epi16(__m512i s, __mmask8 k, __int64 a);
VPBROADCASTW __m512i _mm512_maskz_set1_epi16( __mmask8 k, __int64 a);
VPBROADCASTW __m256i _mm256_mask_set1_epi16(__m256i s, __mmask4 k, __int64 a);
VPBROADCASTW __m256i _mm256_maskz_set1_epi16( __mmask4 k, __int64 a);
VPBROADCASTW __m128i _mm_mask_set1_epi16(__m128i s, __mmask4 k, __int64 a);
VPBROADCASTW __m128i _mm_maskz_set1_epi16( __mmask4 k, __int64 a);

Exceptions
EVEX-encoded instructions, see Exceptions Type E7NM.
#UD If EVEX.vvvv != 1111B.
VPBROADCAST—Load Integer and Broadcast

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.128.66.0F38.W0 78 /r VPBROADCASTB xmm1, xmm2/m8</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a byte integer in the source operand to sixteen locations in xmm1.</td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 78 /r VPBROADCASTB ymm1, xmm2/m8</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a byte integer in the source operand to thirty-two locations in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 78 /r VPBROADCASTB xmm1[k1]{z}, xmm2/m8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast a byte integer in the source operand to locations in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 78 /r VPBROADCASTB ymm1[k1]{z}, xmm2/m8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast a byte integer in the source operand to locations in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 78 /r VPBROADCASTB zmm1[k1]{z}, xmm2/m8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Broadcast a byte integer in the source operand to 64 locations in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.128.66.0F38.W0 79 /r VPBROADCASTW xmm1, xmm2/m16</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a word integer in the source operand to eight locations in xmm1.</td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 79 /r VPBROADCASTW ymm1, xmm2/m16</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a word integer in the source operand to sixteen locations in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 79 /r VPBROADCASTW xmm1[k1]{z}, xmm2/m16</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast a word integer in the source operand to locations in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 79 /r VPBROADCASTW ymm1[k1]{z}, xmm2/m16</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Broadcast a word integer in the source operand to locations in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 79 /r VPBROADCASTW zmm1[k1]{z}, xmm2/m16</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Broadcast a word integer in the source operand to 32 locations in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.128.66.0F38.W0 58 /r VPBROADCASTD xmm1, xmm2/m32</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a dword integer in the source operand to four locations in xmm1.</td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 58 /r VPBROADCASTD ymm1, xmm2/m32</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a dword integer in the source operand to eight locations in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 58 /r VPBROADCASTD xmm1[k1]{z}, xmm2/m32</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a dword integer in the source operand to locations in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 58 /r VPBROADCASTD ymm1[k1]{z}, xmm2/m32</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a dword integer in the source operand to locations in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 58 /r VPBROADCASTD zmm1[k1]{z}, xmm2/m32</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast a dword integer in the source operand to locations in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.128.66.0F38.W0 59 /r VPBROADCASTQ xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a qword element in source operand to two locations in xmm1.</td>
</tr>
<tr>
<td>Opcode/Instruction</td>
<td>Op/En</td>
<td>64/32 bit Mode Support</td>
<td>CPUID Feature Flag</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>-------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 59 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast a qword element in source operand to four locations in ymm1.</td>
</tr>
<tr>
<td>VPBROADCASTQ ymm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 59 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a qword element in source operand to locations in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTQ xmm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 59 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast a qword element in source operand to locations in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTQ ymm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 59 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast a qword element in source operand to locations in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VPBROADCASTQ zmm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 59 /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Broadcast two dword elements in source operand to locations in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI32x2 xmm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 59 /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Broadcast two dword elements in source operand to locations in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI32x2 ymm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 59 /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Broadcast two dword elements in source operand to locations in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI32x2 zmm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 5A /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Broadcast 128 bits of integer data in mem to low and high 128-bits in ymm1.</td>
</tr>
<tr>
<td>VBBROADCASTI128 ymm1, m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 5A /r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Broadcast 128 bits of 4 doubleword integer data in mem to locations in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI32X4 ymm1 [k1][z], m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 5A /r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast 128 bits of 4 doubleword integer data in mem to locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI32X4 zmm1 [k1][z], m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 5A /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Broadcast 128 bits of 2 quadword integer data in mem to locations in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI64X2 ymm1 [k1][z], m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 5A /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Broadcast 128 bits of 2 quadword integer data in mem to locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI64X2 zmm1 [k1][z], m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 5B /r</td>
<td>T8</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Broadcast 256 bits of 8 doubleword integer data in mem to locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI32X8 zmm1 [k1][z], m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 5B /r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Broadcast 256 bits of 4 quadword integer data in mem to locations in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VBBROADCASTI64X4 zmm1 [k1][z], m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S, T2, T4, T8</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Load integer data from the source operand (the second operand) and broadcast to all elements of the destination operand (the first operand).

VEX256-encoded VPBROADCASTB/W/D/Q: The source operand is 8-bit, 16-bit, 32-bit, 64-bit memory location or the low 8-bit, 16-bit 32-bit, 64-bit data in an XMM register. The destination operand is a YMM register. VPBROADCASTI128 support the source operand of 128-bit memory location. Register source encodings for VPBROADCASTI128 is reserved and will #UD. Bits (MAX_VL-1:256) of the destination register are zeroed.

EVEX-encoded VPBROADCASTD/Q: The source operand is a 32-bit, 64-bit memory location or the low 32-bit, 64-bit data in an XMM register. The destination operand is a ZMM/YMM/XMM register and updated according to the writemask k1.

VPBROADCASTI32X4 and VPBROADCASTI64X4: The destination operand is a ZMM register and updated according to the writemask k1. The source operand is 128-bit or 256-bit memory location. Register source encodings for VPBROADCASTI32X4 and VPBROADCASTI64X4 are reserved and will #UD.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

If VPBROADCASTI128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.
**Operation**

**VPBROADCASTB (EVEX encoded versions)**

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1

i ← j * 8

IF k1[j] OR *no writemask*

THEN DEST[i+7:i] ← SRC[7:0]

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+7:i] remains unchanged*

ELSE ; zeroing-masking

DEST[i+7:i] ← 0

FI
VPBROADCASTw (EVEX encoded versions)

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
      THEN DEST[i+15:i] ← SRC[15:0]
      IF *merging-masking* ; merging-masking
          THEN *DEST[i+15:i] remains unchanged*
      ELSE ; zeroing-masking
          DEST[i+15:i] ← 0
  FI
ENDFOR

VPBROADCASTD (128 bit version)

temp ← SRC[31:0]
DEST[31:0] ← temp
DEST[63:32] ← temp
DEST[95:64] ← temp
DEST[127:96] ← temp
DEST[MAX_VL-1:128] ← 0

VPBROADCASTD (VEX.256 encoded version)

temp ← SRC[31:0]
DEST[31:0] ← temp
DEST[63:32] ← temp
DEST[95:64] ← temp
DEST[127:96] ← temp
DEST[159:128] ← temp
DEST[191:160] ← temp
DEST[223:192] ← temp
DEST[255:224] ← temp
DEST[MAX_VL-1:256] ← 0

VPBROADCASTD (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← SRC[31:0]
      IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
          DEST[i+31:i] ← 0
  FI
ENDFOR
DEST[Max_VL-1:VL] \leftarrow 0

**VPBROADCASTQ (VEX.256 encoded version)**

\[
\begin{align*}
\text{temp} & \leftarrow \text{SRC}[63:0] \\
\text{DEST}[63:0] & \leftarrow \text{temp} \\
\text{DEST}[127:64] & \leftarrow \text{temp} \\
\text{DEST}[191:128] & \leftarrow \text{temp} \\
\text{DEST}[255:192] & \leftarrow \text{temp} \\
\text{DEST}[Max_VL-1:256] & \leftarrow 0
\end{align*}
\]

**VPBROADCASTQ (EVEX encoded versions)**

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0 \text{ TO } KL-1\)

\[
\begin{align*}
i & \leftarrow j \times 64 \\
& \text{IF } k1[j] \text{ OR *no writemask*} \\
& \quad \text{THEN } \text{DEST}[i+63:i] \leftarrow \text{SRC}[63:0] \\
& \quad \text{ELSE} \\
& \quad \quad \text{IF *merging-masking*} \\
& \quad \quad \quad \text{THEN *DEST}[i+63:i] \text{ remains unchanged*} \\
& \quad \quad \quad \text{ELSE} \\
& \quad \quad \quad \quad \text{DEST}[i+63:i] \leftarrow 0
\end{align*}
\]

ENDFOR

DEST[Max_VL-1:VL] \leftarrow 0

**VBROADCASTI32x2 (EVEX encoded versions)**

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

FOR \(j \leftarrow 0 \text{ TO } KL-1\)

\[
\begin{align*}
i & \leftarrow j \times 32 \\
& \quad n \leftarrow (j \text{ mod } 2) \times 32 \\
& \text{IF } k1[j] \text{ OR *no writemask*} \\
& \quad \text{THEN } \text{DEST}[i+31:i] \leftarrow \text{SRC}[n+31:n] \\
& \quad \text{ELSE} \\
& \quad \quad \text{IF *merging-masking*} \\
& \quad \quad \quad \text{THEN *DEST}[i+31:i] \text{ remains unchanged*} \\
& \quad \quad \quad \text{ELSE} \\
& \quad \quad \quad \quad \text{DEST}[i+31:i] \leftarrow 0
\end{align*}
\]

ENDFOR

DEST[Max_VL-1:VL] \leftarrow 0

**VBROADCASTI128 (VEX.256 encoded version)**

\[
\begin{align*}
\text{temp} & \leftarrow \text{SRC}[127:0] \\
\text{DEST}[127:0] & \leftarrow \text{temp} \\
\text{DEST}[255:128] & \leftarrow \text{temp} \\
\text{DEST}[Max_VL-1:256] & \leftarrow 0
\end{align*}
\]

**VBROADCASTI32X4 (EVEX encoded versions)**

\((KL, VL) = (8, 256), (16, 512)\)

FOR \(j \leftarrow 0 \text{ TO } KL-1\)

\[
\begin{align*}
i & \leftarrow j \times 32 \\
& \quad n \leftarrow (j \text{ modulo } 4) \times 32 \\
& \text{IF } k1[j] \text{ OR *no writemask*}
\end{align*}
\]
THEN DEST[i+31:i] ← SRC[n+31:n]
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged*  
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0  
  FI
ENDIF
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VBROADCASTI64X2 (EVEX encoded versions)
(KL, VL) = (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  n ← (j modulo 2) * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[n+63:n]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*  
      ELSE ; zeroing-masking
        DEST[i+63:i] = 0  
    FI
  FI
ENDFOR;

VBROADCASTI32X8 (EVEX.U1.512 encoded version)
FOR j ← 0 TO 15
  i ← j * 32
  n ← (j modulo 8) * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← SRC[n+31:n]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*  
      ELSE ; zeroing-masking
        DEST[i+31:i] ← 0  
    FI
  FI
ENDFOR;

VBROADCASTI64X4 (EVEX.512 encoded version)
FOR j ← 0 TO 7
  i ← j * 64
  n ← (j modulo 4) * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[n+63:n]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*  
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0  
    FI
ENDFOR;

Ref. # 319433-023
Intel C/C++ Compiler Intrinsic Equivalent

VPBROADCASTB __m512i _mm512_broadcastb_epi8( __m128i a);
VPBROADCASTB __m512i _mm512_mask_broadcastb_epi8( __m512i s, __mmask64 k, __m128i a);
VPBROADCASTB __m256i _mm256_broadcastb_epi8( __m128i a);
VPBROADCASTB __m256i _mm256_mask_broadcastb_epi8( __m256i s, __mmask32 k, __m128i a);
VPBROADCASTB __m128i _mm_mask_broadcastb_epi8( __m128i s, __mmask16 k, __m128i a);
VPBROADCASTB __m128i _mm_maskz_broadcastb_epi8( __mmask16 k, __m128i a);
VPBROADCASTB __m128i _mm_broadcastb_epi8( __m128i a);
VPBROADCASTB __m128i _mm_mask_broadcastb_epi8( __m128i s, __mmask8 k, __m128i a);
VPBROADCASTB __m128i _mm_maskz_broadcastb_epi8( __mmask8 k, __m128i a);
VPBROADCASTQ __m512i _mm512_broadcastq_epi64( __m128i a);
VPBROADCASTQ __m512i _mm512_mask_broadcastq_epi64( __m512i s, __mmask8 k, __m128i a);
VPBROADCASTQ __m512i _mm512_maskz_broadcastq_epi64( __mmask8 k, __m128i a);
VPBROADCASTQ __m256i _mm256_broadcastq_epi64( __m128i a);
VPBROADCASTQ __m256i _mm256_mask_broadcastq_epi64( __m256i s, __mmask8 k, __m128i a);
VPBROADCASTQ __m256i _mm256_maskz_broadcastq_epi64( __mmask8 k, __m128i a);
VPBROADCASTQ __m128i _mm_broadcastq_epi64( __m128i a);
VPBROADCASTQ __m128i _mm_mask_broadcastq_epi64( __m128i s, __mmask8 k, __m128i a);
VPBROADCASTQ __m128i _mm_maskz_broadcastq_epi64( __mmask8 k, __m128i a);
VBROADCASTI32x2 __m512i _mm512_broadcast_i32x2( __m128i a);
VBROADCASTI32x2 __m512i _mm512_mask_broadcast_i32x2( __m512i s, __mmask32 k, __m128i a);
VBROADCASTI32x2 __m512i _mm512_maskz_broadcast_i32x2( __mmask32 k, __m128i a);
VBROADCASTI32x2 __m512i _mm512_mask_k broadcast_i32x2( __m128i a);
VBROADCASTI32x2 __m512i _mm512_mask_kz_broadcast_i32x2( __mmask8 k, __m128i a);
VBROADCASTI32x4 __m512i _mm512_mask_broadcast_i32x4( __m128i a);
VBROADCASTI32x4 __m512i _mm512_maskz_broadcast_i32x4( __mmask16 k, __m128i a);
VBROADCASTI32x4 __m256i __mm256_broadcast_i32x4( __m128i a);
VBROADCASTI32x4 __m256i __mm256_mask_broadcast_i32x4( __m256i s, __mmask8 k, __m128i a);
VBROADCASTI32x4 __m256i __mm256_maskz_broadcast_i32x4( __mmask8 k, __m128i a);
VBROADCASTI32x8 __m512i __mm512_broadcast_i32x8( __m256i a);
VBROADCASTI32x8 __m512i __mm512_mask_broadcast_i32x8( __m512i s, __mmask16 k, __m256i a);
VBROADCASTI32x8 __m512i __mm512_maskz_broadcast_i32x8( __mmask16 k, __m256i a);
VBROADCASTI64x2 __m512i __mm512_broadcast_i64x2( __m128i a);
VBROADCASTI64x2 __m512i __mm512_mask_broadcast_i64x2( __m512i s, __mmask8 k, __m128i a);
VBROADCASTI64x2 __m512i __mm512_maskz_broadcast_i64x2( __mmask8 k, __m128i a);
VBROADCASTI64x4 __m512i __mm512_broadcast_i64x4( __m256i a);
VBROADCASTI64x4 __m512i __mm512_mask_broadcast_i64x4( __m512i s, __mmask8 k, __m256i a);
VBROADCASTI64x4 __m512i __mm512_maskz_broadcast_i64x4( __mmask8 k, __m256i a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

EVEX-encoded instructions, see Exceptions Type 6;
EVEX-encoded instructions, syntax with reg/mem operand, see Exceptions Type E6.

#UD If VEX.L = 0 for VPBROADCASTQ, VPBROADCASTI128.
If EVEX.L'L = 0 for VBROADCASTI32X4/VPBROADCASTI64X2.
If EVEX.L'L < 10b for VBROADCASTI32X8/VPBROADCASTI64X4.
### CMPPD—Compare Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Op / En</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F C2 /r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed double-precision floating-point values in xmm2/m128 and xmm1 using bits 2:0 of imm8 as a comparison predicate.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG C2 /r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed double-precision floating-point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG C2 /r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed double-precision floating-point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 C2 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed double-precision floating-point values in xmm3/m128/m64bcst and xmm2 using bits 4:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 C2 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed double-precision floating-point values in ymm3/m256/m64bcst and ymm2 using bits 4:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 C2 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed double-precision floating-point values in zmm3/m512/m64bcst and zmm2 using bits 4:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

### Description

Performs a SIMD compare of the packed double-precision floating-point values in the second source operand and the first source operand and returns the results of the comparison to the destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source operands.

**EVEX encoded versions:** The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand (first operand) is an opmask register. Comparison results are written to the destination operand under the writemask k2. Each comparison result is a single mask bit of 1 (comparison true) or 0 (comparison false).

**VEX.256 encoded version:** The first source operand (second operand) is a YMM register. The second source operand (third operand) can be a YMM register or a 256-bit memory location. The destination operand (first operand) is a YMM register. Four comparisons are performed with results written to the destination operand. The result of each comparison is a quadword mask of all 1s (comparison true) or all 0s (comparison false).

**128-bit Legacy SSE version:** The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged. Two comparisons are performed with
results written to bits 127:0 of the destination operand. The result of each comparison is a quadword mask of all
1s (comparison true) or all 0s (comparison false).

VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source
operand (third operand) can be an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the desti-
nation ZMM register are zeroed. Two comparisons are performed with results written to bits 127:0 of the destina-
tion operand.

The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX or EVEX prefix, bits 4:0 define the type of comparison to be performed
  (see Table 5-3). Bits 5 through 7 of the immediate are reserved.
- For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see
  the first 8 rows of Table 5-3). Bits 3 through 7 of the immediate are reserved.

Table 5-3. Comparison Predicate for CMPPD and CMPPS Instructions

<table>
<thead>
<tr>
<th>Predicate</th>
<th>Imm8 Value</th>
<th>Description</th>
<th>Result: A Is 1st Operand, B Is 2nd Operand</th>
<th>Signals</th>
<th>IA on QNAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>EQ_OQ (EQ)</td>
<td>0H</td>
<td>Equal (ordered, non-signaling)</td>
<td>False True True False False No</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>LT_OE (LT)</td>
<td>1H</td>
<td>Less-than (ordered, signaling)</td>
<td>False True False False Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>LE_OE (LE)</td>
<td>2H</td>
<td>Less-than-or-equal (ordered, signaling)</td>
<td>False True True False Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>UNORD_O (UNORD)</td>
<td>3H</td>
<td>Unordered (non-signaling)</td>
<td>False False False True Yes</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>NEQ_O (NEQ)</td>
<td>4H</td>
<td>Not-equal (unordered, non-signaling)</td>
<td>True True False True No</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>NLT_U (NLT)</td>
<td>5H</td>
<td>Not-less-than (unordered, signaling)</td>
<td>True False True True Yes</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>NLE_U (NLE)</td>
<td>6H</td>
<td>Not-less-than-or-equal (unordered, signaling)</td>
<td>True False False False Yes</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>ORD_O (ORD)</td>
<td>7H</td>
<td>Ordered (non-signaling)</td>
<td>True True True True No</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>EQ_U (EQ)</td>
<td>8H</td>
<td>Equal (unordered, non-signaling)</td>
<td>False False True True Yes</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>NGE_U (NGE)</td>
<td>9H</td>
<td>Not-greater-than-or-equal (unordered, signaling)</td>
<td>False True False True Yes</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>NLT_U (NLT)</td>
<td>10H</td>
<td>Not-greater-than (unordered, signaling)</td>
<td>False True True True Yes</td>
<td>False</td>
<td></td>
</tr>
<tr>
<td>FALSE_O (FALSE)</td>
<td>11H</td>
<td>False (ordered, non-signaling)</td>
<td>False False False False No</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>NEQ_O (NEQ)</td>
<td>12H</td>
<td>Not-equal (unordered, non-signaling)</td>
<td>True True False False No</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>GE_O (GE)</td>
<td>13H</td>
<td>Greater-than-or-equal (ordered, signaling)</td>
<td>True False True False Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>GT_O (GT)</td>
<td>14H</td>
<td>Greater-than (ordered, signaling)</td>
<td>True False False False Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>TRUE_U (TRUE)</td>
<td>15H</td>
<td>True (unordered, non-signaling)</td>
<td>True True True True No</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>EQ_O (EQ)</td>
<td>16H</td>
<td>Equal (ordered, signaling)</td>
<td>False False True False Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>LT_O (LT)</td>
<td>17H</td>
<td>Less-than (ordered, nonsignaling)</td>
<td>False True False False No</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>LE_O (LE)</td>
<td>18H</td>
<td>Less-than-or-equal (ordered, nonsignaling)</td>
<td>False True True False No</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>UNORD_S (UNORD)</td>
<td>19H</td>
<td>Unordered (signaling)</td>
<td>False False False True Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>NEQ_U (NEQ)</td>
<td>20H</td>
<td>Not-equal (unordered, signaling)</td>
<td>True True False True Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>NLT_U (NLT)</td>
<td>21H</td>
<td>Not-less-than (unordered, nonsignaling)</td>
<td>True False True True Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>NLE_U (NLE)</td>
<td>22H</td>
<td>Not-less-than-or-equal (unordered, nonsignaling)</td>
<td>True False False False Yes</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>ORD_S (ORD)</td>
<td>23H</td>
<td>Ordered (signaling)</td>
<td>True True True True No</td>
<td>True</td>
<td></td>
</tr>
<tr>
<td>EQ_U (EQ)</td>
<td>24H</td>
<td>Equal (unordered, signaling)</td>
<td>False False True True Yes</td>
<td>True</td>
<td></td>
</tr>
</tbody>
</table>
The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Note that processors with "CPUID.1H:ECX.AVX =0" do not implement the "greater-than", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPD instruction, for processors with "CPUID.1H:ECX.AVX =0". See Table 5-4. Compiler should treat reserved Imm8 values as illegal syntax.

### Table 5-3. Comparison Predicate for CMPPD and CMPPS Instructions (Continued)

<table>
<thead>
<tr>
<th>Predicate</th>
<th>imm8 Value</th>
<th>Description</th>
<th>Result: A Is 1st Operand, B Is 2nd Operand</th>
<th>Signals #IA on QNaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>NGE_UQ</td>
<td>19H</td>
<td>Not-greater-than-or-equal (unordered, non-signaling)</td>
<td>False, True, False, True, No</td>
<td></td>
</tr>
<tr>
<td>NGT_UQ</td>
<td>1AH</td>
<td>Not-greater-than (unordered, nonsignaling)</td>
<td>False, True, True, True, No</td>
<td></td>
</tr>
<tr>
<td>FALSE_OS</td>
<td>1BH</td>
<td>False (ordered, signaling)</td>
<td>False, False, False, False, False, Yes</td>
<td></td>
</tr>
<tr>
<td>NEQ_OS</td>
<td>1CH</td>
<td>Not-equal (ordered, signaling)</td>
<td>True, True, False, False, False, Yes</td>
<td></td>
</tr>
<tr>
<td>GE_OQ</td>
<td>1DH</td>
<td>Greater-than-or-equal (ordered, non-signaling)</td>
<td>True, False, True, False, False, No</td>
<td></td>
</tr>
<tr>
<td>GT_OQ</td>
<td>1EH</td>
<td>Greater-than (ordered, non-signaling)</td>
<td>True, False, False, False, False, No</td>
<td></td>
</tr>
<tr>
<td>TRUE_US</td>
<td>1FH</td>
<td>True (unordered, signaling)</td>
<td>True, True, True, True, True, Yes</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. If either operand A or B is a NaN.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Note that processors with "CPUID.1H:ECX.AVX =0" do not implement the “greater-than”, “greater-than-or-equal”, “not-greater than”, and “not-greater-than-or-equal relations” predicates. These comparisons can be made either by using the inverse relationship (that is, use the “not-less-than-or-equal” to make a “greater-than” comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPD instruction, for processors with "CPUID.1H:ECX.AVX =0". See Table 5-4. Compiler should treat reserved Imm8 values as illegal syntax.

### Table 5-4. Pseudo-Op and CMPPD Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPPD Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPEQPD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 0</td>
</tr>
<tr>
<td>CMPLT PD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 1</td>
</tr>
<tr>
<td>CMPEQPD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 2</td>
</tr>
<tr>
<td>CMPLEPD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 3</td>
</tr>
<tr>
<td>CMPNEQPD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 4</td>
</tr>
<tr>
<td>CMPLTD PD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 5</td>
</tr>
<tr>
<td>CMPLTD PD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 6</td>
</tr>
<tr>
<td>CMPPORPD xmm1, xmm2</td>
<td>CMPPD xmm1, xmm2, 7</td>
</tr>
</tbody>
</table>

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)
Processors with "CPUID.1H:ECX.AVX = 1" implement the full complement of 32 predicates shown in Table 5-5, software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPPD instruction. See Table 5-5, where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface. Compilers and assemblers may implement three-operand pseudo-ops for EVEX encoded VCMPPD instructions in a similar fashion by extending the syntax listed in Table 5-5.

Table 5-5. Pseudo-Op and VCMPPD Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPPD Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 0</td>
<td></td>
</tr>
<tr>
<td>VCMPLTDP</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 1</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 2</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 3</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 4</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 5</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 6</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 7</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 8</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 9</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 10H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 11H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 12H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 13H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 14H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 15H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 16H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 17H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 18H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 19H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 20H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 21H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 22H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 23H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 24H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 25H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 26H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 27H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 28H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 29H</td>
<td></td>
</tr>
<tr>
<td>VCMPEQPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 30H</td>
<td></td>
</tr>
<tr>
<td>VCMPLTPD</td>
<td>reg1, reg2, reg3</td>
</tr>
<tr>
<td>VCMPPD reg1, reg2, reg3, 31H</td>
<td></td>
</tr>
</tbody>
</table>

Ref. # 319433-023
**Operation**

CASE (COMPARISON PREDICATE) OF

0: OP3 ← EQ_OS; OP5 ← EQ_OQ;
   1: OP3 ← LT_OS; OP5 ← LT_OQ;
   2: OP3 ← LE_OS; OP5 ← LE_OQ;
   3: OP3 ← UNORD_Q; OP5 ← UNORD_Q;
   4: OP3 ← NEQ_UQ; OP5 ← NEQ_UQ;
   5: OP3 ← NLT_US; OP5 ← NLT_US;
   6: OP3 ← NLE_US; OP5 ← NLE_US;
   7: OP3 ← ORD_Q; OP5 ← ORD_Q;
   8: OP5 ← EQ_UQ;
   9: OP5 ← NGE_US;
  10: OP5 ← NGT_US;
  11: OP5 ← FALSE_OQ;
  12: OP5 ← NEQ_OQ;
  13: OP5 ← GE_OQ;
  14: OP5 ← GT_OQ;
  15: OP5 ← TRUE_UQ;
  16: OP5 ← EQ_OS;
  17: OP5 ← LT_OQ;
  18: OP5 ← LE_OQ;
  19: OP5 ← UNORD_S;
  20: OP5 ← NEQ_US;
  21: OP5 ← NLT_UQ;
  22: OP5 ← NLE_UQ;
  23: OP5 ← ORD_S;
  24: OP5 ← EQ_US;
  25: OP5 ← NGE_UQ;
  26: OP5 ← NGT_UQ;
  27: OP5 ← FALSE_OS;
  28: OP5 ← NEQ_OS;
  29: OP5 ← GE_OQ;
  30: OP5 ← GT_OQ;
  31: OP5 ← TRUE_US;
DEFAULT: Reserved;

ESAC;

**VCMPPD (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
   i ← j * 64
   IF k2[j] OR *no writemask*
      THEN
         IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN
               CMP ← SRC1[i+63:j] OP5 SRC2[63:0]
            ELSE
               CMP ← SRC1[i+63:j] OP5 SRC2[i+63:j]
            Fi;
         IF CMP = TRUE
            THEN DEST[j] ← 1;
            ELSE DEST[j] ← 0; Fi;
         ELSE DEST[j] ← 0; zeroing-masking only
      Fi;
ENDFOR
DEST[MAX_KL-1:KL] ← 0

VCMPPD (VEX.256 encoded version)
CMP0 ← SRC1[63:0] OP5 SRC2[63:0];
CMP1 ← SRC1[127:64] OP5 SRC2[127:64];
CMP3 ← SRC1[255:192] OP5 SRC2[255:192];
IF CMP0 = TRUE
    THEN DEST[63:0] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[63:0] ← 0000000000000000H; FI;
IF CMP1 = TRUE
    THEN DEST[127:64] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127:64] ← 0000000000000000H; FI;
IF CMP2 = TRUE
    THEN DEST[191:128] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[191:128] ← 0000000000000000H; FI;
IF CMP3 = TRUE
    THEN DEST[255:192] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[255:192] ← 0000000000000000H; FI;
DEST[MAX_VL-1:256] ← 0

VCMPPD (VEX.128 encoded version)
CMP0 ← SRC1[63:0] OP5 SRC2[63:0];
CMP1 ← SRC1[127:64] OP5 SRC2[127:64];
IF CMP0 = TRUE
    THEN DEST[63:0] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[63:0] ← 0000000000000000H; FI;
IF CMP1 = TRUE
    THEN DEST[127:64] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127:64] ← 0000000000000000H; FI;
DEST[MAX_VL-1:128] ← 0

CMPPD (128-bit Legacy SSE version)
CMP0 ← SRC1[63:0] OP3 SRC2[63:0];
CMP1 ← SRC1[127:64] OP3 SRC2[127:64];
IF CMP0 = TRUE
    THEN DEST[63:0] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[63:0] ← 0000000000000000H; FI;
IF CMP1 = TRUE
    THEN DEST[127:64] ← FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127:64] ← 0000000000000000H; FI;
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCMPPD __m512d_mm512_cmp_pd(__m512d a, __m512d b, int imm);
VCMPPD __m512d_mm512_cmp_round_pd(__m512d a, __m512d b, int imm, int sae);
VCMPPD __m512d_mm512_mask_cmp_pd(__m512d a, __m512d b, __mmask8 k1, int imm);
VCMPPD __m512d_mm512_mask_cmp_round_pd(__mmask8 k1, __m512d a, __m512d b, int imm, int sae);
VCMPPD __mmask8_mm256_cmp_pd(__mmask8 k1, __m256d a, __m256d b, int imm);
VCMPPD __mmask8_mm256_mask_cmp_pd(__mmask8 k1, __m256d a, __m256d b, int imm);
VCMPPD __mmask8_mm256_mask_cmp_round_pd(__mmask8 k1, __m256d a, __m256d b, int imm);
VCMPPD __m256_mm256_cmp_pd(__m256d a, __m256d b, int imm)
(V)CMPPD __m128 __mm_cmp_pd(__m128d a, __m128d b, int imm)

**SIMD Floating-Point Exceptions**
Invalid if SNaN operand and invalid if QNaN and predicate as listed in Table 5-3.

**Denormal**

**Other Exceptions**
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
CMPPS—Compare Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF C2 /r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE</td>
<td>Compare packed single-precision floating-point values in xmm2/m128 and xmm1 using bits 2:0 of imm8 as a comparison predicate.</td>
</tr>
<tr>
<td>CMPPS xmm1, xmm2/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

VEX.NDS.128.0F:WIG C2 /r ib
| VCMPPS xmm1, xmm2, xmm3/m128, imm8 |

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.0F:WIG C2 /r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed single-precision floating-point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate.</td>
</tr>
<tr>
<td>VCMPPS ymm1, ymm2, ymm3/m256, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.0F:WIG C2 /r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed single-precision floating-point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate.</td>
</tr>
<tr>
<td>VCMPPS k1 [k2], ymm2, ymm3/m256/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.0F:W0 C2 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed single-precision floating-point values in xmm3/m128/m32bcst and xmm2 using bits 4:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VCMPPS k1 [k2], xmm2, xmm3/m128/m128/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.256.0F:W0 C2 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed single-precision floating-point values in ymm3/m256/m32bcst and ymm2 using bits 4:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VCMPPS k1 [k2], ymm2, ymm3/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.512.0F:W0 C2 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed single-precision floating-point values in zmm3/m512/m32bcst and zmm2 using bits 4:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VCMPPS k1 [k2], zmm2, zmm3/m512/m32bcst{sa}, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed single-precision floating-point values in the second source operand and the first source operand and returns the results of the comparison to the destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each of the pairs of packed values.

**EVEX encoded versions:** The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand (first operand) is an opmask register. Comparison results are written to the destination operand under the writemask k2. Each comparison result is a single mask bit of 1 (comparison true) or 0 (comparison false).

**VEX.256 encoded version:** The first source operand (second operand) is a YMM register. The second source operand (third operand) can be a YMM register or a 256-bit memory location. The destination operand (first operand) is a YMM register. Eight comparisons are performed with results written to the destination operand. The result of each comparison is a doubleword mask of all 1s (comparison true) or all 0s (comparison false).

**128-bit Legacy SSE version:** The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged. Four comparisons are performed with

Ref. # 319433-023
results written to bits 127:0 of the destination operand. The result of each comparison is a doubleword mask of all 1s (comparison true) or all 0s (comparison false).

VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the destination ZMM register are zeroed. Four comparisons are performed with results written to bits 127:0 of the destination operand.

The comparison predicate operand is an 8-bit immediate:
- For instructions encoded using the VEX prefix and EVEX prefix, bits 4:0 define the type of comparison to be performed (see Table 5-3). Bits 5 through 7 of the immediate are reserved.
- For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see the first 8 rows of Table 5-3). Bits 3 through 7 of the immediate are reserved.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Note that processors with “CPUID.1H:ECX.AVX =0” do not implement the “greater-than”, “greater-than-or-equal”, “not-greater-than”, and “not-greater-than-or-equal relations” predicates. These comparisons can be made either by using the inverse relationship (that is, use the “not-less-than-or-equal” to make a “greater-than” comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPS instruction, for processors with “CPUID.1H:ECX.AVX =0”. See Table 5-6. Compiler should treat reserved Imm8 values as illegal syntax.

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPPS Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPEQPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 0</td>
</tr>
<tr>
<td>CMPLTPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 1</td>
</tr>
<tr>
<td>CMPLEPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 2</td>
</tr>
<tr>
<td>CMPUNORDPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 3</td>
</tr>
<tr>
<td>CMPNEQPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 4</td>
</tr>
<tr>
<td>CMPNLTPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 5</td>
</tr>
<tr>
<td>CMPNLEPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 6</td>
</tr>
<tr>
<td>CMPORDPS xmm1, xmm2</td>
<td>CMPPS xmm1, xmm2, 7</td>
</tr>
</tbody>
</table>

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

Processors with “CPUID.1H:ECX.AVX =1” implement the full complement of 32 predicates shown in Table 5-7, software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPPS instruction. See Table 5-7, where the notation of reg1 and reg2 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface. Compilers and assemblers may implement three-operand pseudo-ops for EVEX encoded VCMPPS instructions in a similar fashion by extending the syntax listed in Table 5-7.
Table 5-7. Pseudo-Op and VCMPPS Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPPS Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCMPEQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 0</td>
</tr>
<tr>
<td>VCMPLTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 1</td>
</tr>
<tr>
<td>VCMPLEPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 2</td>
</tr>
<tr>
<td>VCMPPNORDPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 3</td>
</tr>
<tr>
<td>VCMPPNEQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 4</td>
</tr>
<tr>
<td>VCMPLTQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 5</td>
</tr>
<tr>
<td>VCMPPNLEPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 6</td>
</tr>
<tr>
<td>VCMPPORDPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 7</td>
</tr>
<tr>
<td>VCMPEQ_UQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 8</td>
</tr>
<tr>
<td>VCMPPNQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 9</td>
</tr>
<tr>
<td>VCMPPGTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 0AH</td>
</tr>
<tr>
<td>VCMPPNESPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 0BH</td>
</tr>
<tr>
<td>VCMPPGTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 0CH</td>
</tr>
<tr>
<td>VCMPPGEPs reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 0DH</td>
</tr>
<tr>
<td>VCMPPGEPs reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 0EH</td>
</tr>
<tr>
<td>VCMPPGEPs reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 0FH</td>
</tr>
<tr>
<td>VCMPEQ_OSPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 10H</td>
</tr>
<tr>
<td>VCMPPNLTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 11H</td>
</tr>
<tr>
<td>VCMPPNLTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 12H</td>
</tr>
<tr>
<td>VCMPPNULDTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 13H</td>
</tr>
<tr>
<td>VCMPPNULDTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 14H</td>
</tr>
<tr>
<td>VCMPPNULDTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 15H</td>
</tr>
<tr>
<td>VCMPPNULDTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 16H</td>
</tr>
<tr>
<td>VCMPPNULDTPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 17H</td>
</tr>
<tr>
<td>VCMPEQ_USPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 18H</td>
</tr>
<tr>
<td>VCMPPNQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 19H</td>
</tr>
<tr>
<td>VCMPPNGT_UQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 1AH</td>
</tr>
<tr>
<td>VCMPPNGT_UQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 1BH</td>
</tr>
<tr>
<td>VCMPPNGT_UQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 1CH</td>
</tr>
<tr>
<td>VCMPPNGT_UQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 1DH</td>
</tr>
<tr>
<td>VCMPPNQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 1EH</td>
</tr>
<tr>
<td>VCMPPNQPS reg1, reg2, reg3</td>
<td>VCMPPS reg1, reg2, reg3, 1FH</td>
</tr>
</tbody>
</table>

Operation
CASE (COMPARISON PREDICATE) OF
0: OP3 ← EQ_OQ; OP5 ← EQ_OQ;
1: OP3 ← LT_OQ; OP5 ← LT_OQ;
2: OP3 ← LE_OQ; OP5 ← LE_OQ;
3: OP3 ← UNORD_OQ; OP5 ← UNORD_OQ;
4: OP3 ← NEQ_UQ; OP5 ← NEQ_UQ;
5: OP3 ← NLT_US; OP5 ← NLT_US;
INSTRUCTION SET REFERENCE, A-Z

6: OP3 ← NLE_US; OP5 ← NLE_US;
7: OP3 ← ORD_Q; OP5 ← ORD_Q;
8: OP5 ← EQ_UQ;
9: OP5 ← NGE_US;
10: OP5 ← NGT_US;
11: OP5 ← FALSE_QQ;
12: OP5 ← NEQ_QQ;
13: OP5 ← GE_OS;
14: OP5 ← GT_OS;
15: OP5 ← TRUE_QQ;
16: OP5 ← EQ_OS;
17: OP5 ← LT_OQ;
18: OP5 ← LE_OQ;
19: OP5 ← UNORD_S;
20: OP5 ← NEQ_US;
21: OP5 ← NLT_UQ;
22: OP5 ← NLE_UQ;
23: OP5 ← ORD_S;
24: OP5 ← EQ_US;
25: OP5 ← NGE_UQ;
26: OP5 ← NGT_UQ;
27: OP5 ← FALSE_OS;
28: OP5 ← NEQ_OS;
29: OP5 ← GE_OQ;
30: OP5 ← GT_OQ;
31: OP5 ← TRUE_US;
DEFAULT: Reserved

ESAC;

VCMPPS (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
   i ← j * 32
   IF k2[j] OR *no writemask*
      THEN
         IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN
               CMP ← SRC1[i+31:i] OP5 SRC2[31:0]
            ELSE
               CMP ← SRC1[i+31:i] OP5 SRC2[i+31:i]
         FI;
         IF CMP = TRUE
            THEN DEST[j] ← 1;
            ELSE DEST[j] ← 0; FI;
      ELSE DEST[j] ← 0 ; zeroing-masking onlyFI;
   FI;
ENDFOR
DEST[MAX_KL-1:KL] ← 0
VCMPPS (VEX.256 encoded version)
CMP0 ← SRC1[31:0] OP5 SRC2[31:0];
CMP1 ← SRC1[63:32] OP5 SRC2[63:32];
CMP2 ← SRC1[95:64] OP5 SRC2[95:64];
CMP3 ← SRC1[127:96] OP5 SRC2[127:96];
CMP4 ← SRC1[159:128] OP5 SRC2[159:128];
CMP5 ← SRC1[191:160] OP5 SRC2[191:160];
CMP6 ← SRC1[223:192] OP5 SRC2[223:192];
CMP7 ← SRC1[255:224] OP5 SRC2[255:224];
IF CMP0 = TRUE
  THEN DEST[31:0] ← FFFFFFFFH;
  ELSE DEST[31:0] ← 000000000H; Fl;
IF CMP1 = TRUE
  THEN DEST[63:32] ← FFFFFFFFH;
  ELSE DEST[63:32] ← 000000000H; Fl;
IF CMP2 = TRUE
  THEN DEST[95:64] ← FFFFFFFFH;
  ELSE DEST[95:64] ← 000000000H; Fl;
IF CMP3 = TRUE
  THEN DEST[127:96] ← FFFFFFFFH;
  ELSE DEST[127:96] ← 000000000H; Fl;
IF CMP4 = TRUE
  THEN DEST[159:128] ← FFFFFFFFH;
  ELSE DEST[159:128] ← 000000000H; Fl;
IF CMP5 = TRUE
  THEN DEST[191:160] ← FFFFFFFFH;
  ELSE DEST[191:160] ← 000000000H; Fl;
IF CMP6 = TRUE
  THEN DEST[223:192] ← FFFFFFFFH;
  ELSE DEST[223:192] ← 000000000H; Fl;
IF CMP7 = TRUE
  THEN DEST[255:224] ← FFFFFFFFH;
  ELSE DEST[255:224] ← 000000000H; Fl;
DEST[MAX_VL-1:256] ← 0

VCMPPS (VEX.128 encoded version)
CMP0 ← SRC1[31:0] OP5 SRC2[31:0];
CMP1 ← SRC1[63:32] OP5 SRC2[63:32];
CMP2 ← SRC1[95:64] OP5 SRC2[95:64];
CMP3 ← SRC1[127:96] OP5 SRC2[127:96];
IF CMP0 = TRUE
  THEN DEST[31:0] ← FFFFFFFFH;
  ELSE DEST[31:0] ← 000000000H; Fl;
IF CMP1 = TRUE
  THEN DEST[63:32] ← FFFFFFFFH;
  ELSE DEST[63:32] ← 000000000H; Fl;
IF CMP2 = TRUE
  THEN DEST[95:64] ← FFFFFFFFH;
  ELSE DEST[95:64] ← 000000000H; Fl;
IF CMP3 = TRUE
  THEN DEST[127:96] ← FFFFFFFFH;
  ELSE DEST[127:96] ← 000000000H; Fl;
DEST[MAX_VL-1:128] ← 0
CMPPS (128-bit Legacy SSE version)
CMP0 ← SRC[31:0] Op3 SRC2[31:0];
CMP2 ← SRC[95:64] Op3 SRC2[95:64];
CMP3 ← SRC[127:96] Op3 SRC2[127:96];
IF CMP0 = TRUE
    THEN DEST[31:0] ← FFFFFFFFH;
    ELSE DEST[31:0] ← 000000000H; FI;
IF CMP1 = TRUE
    THEN DEST[63:32] ← FFFFFFFFH;
    ELSE DEST[63:32] ← 000000000H; FI;
IF CMP2 = TRUE
    THEN DEST[95:64] ← FFFFFFFFH;
    ELSE DEST[95:64] ← 000000000H; FI;
IF CMP3 = TRUE
    THEN DEST[127:96] ← FFFFFFFFH;
    ELSE DEST[127:96] ← 000000000H; FI;
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCMPPS __m512 _mm512_cmp_ps_mask( __m512 a, __m512 b, int imm);
VCMPPS __m512 _mm512_cmp_round_ps_mask( __m512 a, __m512 b, int imm, int sae);
VCMPPS __m512 _mm512_mask_cmp_ps_mask( __mmask16 k1, __m512 a, __m512 b, int imm);
VCMPPS __m512 _mm512_mask_cmp_round_ps_mask( __mmask16 k1, __m512 a, __m512 b, int imm, int sae);
VCMPD __m256 _mm256_cmp_ps( __m256 a, __m256 b, int imm);
VCMPPS __m256 _mm256_mask_cmp_ps_mask( __mmask8 k1, __m256 a, __m256 b, int imm);
VCMPPS __m256 _mm256_cmp_round_ps( __m256 a, __m256 b, int imm);
VCMPPS __m256 _mm256_mask_cmp_round_ps_mask( __mmask8 k1, __m256 a, __m256 b, int imm);
VCMPS __m128 _mm_cmp_ps( __m128 a, __m128 b, int imm);
VCMPS __m128 _mm_mask_cmp_ps_mask( __mmask8 k1, __m128 a, __m128 b, int imm);
VCMPS __m128 _mm_cmp_round_ps( __m128 a, __m128 b, int imm);
VCMPS __m128 _mm_mask_cmp_round_ps_mask( __mmask8 k1, __m128 a, __m128 b, int imm);

SIMD Floating-Point Exceptions
Invalid if SNaN operand and invalid if QNaN and predicate as listed in Table 5-3.
Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
### Description

CMPSD—Compare Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 OF C2 /r ib CMPSD xmm1, xmm2/m64, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare low double-precision floating-point value in xmm2/m64 and xmm1 using bits 2:0 of imm8 as comparison predicate.</td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F.WIG C2 /r ib VCMPSD xmm1, xmm2, xmm3/m64, imm8</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare low double-precision floating-point value in xmm3/m64 and xmm2 using bits 4:0 of imm8 as comparison predicate.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1 C2 /r ib VCMPSD k1 (k2), xmm2, xmm3/m64{sae}, imm8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare low double-precision floating-point value in xmm3/m64 and xmm2 using bits 4:0 of imm8 as comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

#### For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see Table 5-3). Bits 5 through 7 of the immediate are reserved.

#### For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see the first 8 rows of Table 5-3). Bits 3 through 7 of the immediate are reserved.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Note that processors with "CPUID.1H:ECX.AVX =0" do not implement the "greater-than", "greater-than-or-equal", "not-greater-than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either
by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPSD instruction, for processors with "CPUID.1H:ECX.AVX =0". See Table 5-8. Compiler should treat reserved Imm8 values as illegal syntax.

Table 5-8. Pseudo-Op and CMPSD Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPSD Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPEQSD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 0</td>
</tr>
<tr>
<td>CMPLTSD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 1</td>
</tr>
<tr>
<td>CMPLESD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 2</td>
</tr>
<tr>
<td>CMPUNORDSD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 3</td>
</tr>
<tr>
<td>CMPNEQSD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 4</td>
</tr>
<tr>
<td>CMPLNTSD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 5</td>
</tr>
<tr>
<td>CMPLNESD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 6</td>
</tr>
<tr>
<td>CMPORDSD xmm1, xmm2</td>
<td>CMPSD xmm1, xmm2, 7</td>
</tr>
</tbody>
</table>

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

Processors with "CPUID.1H:ECX.AVX =1" implement the full complement of 32 predicates shown in Table 5-9, software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPSD instruction. See Table 5-9, where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface. Compilers and assemblers may implement three-operand pseudo-ops for EVEX encoded VCMPSD instructions in a similar fashion by extending the syntax listed in Table 5-9.

Table 5-9. Pseudo-Op and VCMPSD Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPSD Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCMPEQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 0</td>
</tr>
<tr>
<td>VCMPNLESD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 8</td>
</tr>
<tr>
<td>VCMPPNGESD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 9</td>
</tr>
<tr>
<td>VCMPPNGTSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, OAH</td>
</tr>
<tr>
<td>VCMPFALSED reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, OBH</td>
</tr>
<tr>
<td>VCMPEQ_UQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, OCH</td>
</tr>
<tr>
<td>VCMPGESD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 0DH</td>
</tr>
</tbody>
</table>
Table 5-9. Pseudo-Op and VCMPSD Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPSD Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCMPGTSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 0EH</td>
</tr>
<tr>
<td>VCMPTUESD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 0FH</td>
</tr>
<tr>
<td>VCMPEQ_OSSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 10H</td>
</tr>
<tr>
<td>VCMPLT_OQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 11H</td>
</tr>
<tr>
<td>VCMPLE_OQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 12H</td>
</tr>
<tr>
<td>VCMPPUNORD_SSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 13H</td>
</tr>
<tr>
<td>VCMPNLE_UQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 14H</td>
</tr>
<tr>
<td>VCMPPORD_SSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 15H</td>
</tr>
<tr>
<td>VCMPEQ_USSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 16H</td>
</tr>
<tr>
<td>VCMPNGE_UQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 17H</td>
</tr>
<tr>
<td>VCMPNGT_UQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 18H</td>
</tr>
<tr>
<td>VCMPPFALSE_OSSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 19H</td>
</tr>
<tr>
<td>VCMPEQ_OSSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 1AH</td>
</tr>
<tr>
<td>VCMPPGSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 1BH</td>
</tr>
<tr>
<td>VCMPEQ_USSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 1CH</td>
</tr>
<tr>
<td>VCMPEQ_UQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 1DH</td>
</tr>
<tr>
<td>VCMPEQ_UQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 1EH</td>
</tr>
<tr>
<td>VCMPEQ_UQSD reg1, reg2, reg3</td>
<td>VCMPSD reg1, reg2, reg3, 1FH</td>
</tr>
</tbody>
</table>

Software should ensure VCMPSD is encoded with VEX.L=0. Encoding VCMPSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

Operation

CASE (COMPARISON PREDICATE) OF
0: OP3 ← EQ_OQ; OP5 ← EQ_OQ;
1: OP3 ← LT_OQ; OP5 ← LT_OQ;
2: OP3 ← LE_OQ; OP5 ← LE_OQ;
3: OP3 ← UNORD_Q; OP5 ← UNORD_Q;
4: OP3 ← NEQ_UQ; OP5 ← NEQ_UQ;
5: OP3 ← NLT_US; OP5 ← NLT_US;
6: OP3 ← NLE_US; OP5 ← NLE_US;
7: OP3 ← ORD_Q; OP5 ← ORD_Q;
8: OP5 ← EQ_UQ;
9: OP5 ← NGE_US;
10: OP5 ← NGT_US;
11: OP5 ← FALSE_OQ;
12: OP5 ← NEQ_0Q;
13: OP5 ← GE_OS;
14: OP5 ← GT_OS;
15: OP5 ← TRUE_UQ;
16: OP5 ← EQ_OS;
17: OP5 ← LT_OQ;
18: OP5 ← LE_OQ;
19: OP5 ← UNORD_S;
20: OP5 ← NEQ_US;
21: OP5 ← NLT_UQ;
VCMPSD (EVEX encoded version)
CMPO ← SRC1[63:0] OP5 SRC2[63:0];

IF k2[0] or *no writemask*
    THEN IF CMPO = TRUE
        THEN DEST[0] ← 1;
        ELSE DEST[0] ← 0; FI;
    ELSE DEST[0] ← 0 ; zeroing-masking only
FI;
DEST[MAX_KL-1:1] ← 0

CMPSD (128-bit Legacy SSE version)
CMPO ← DEST[63:0] OP3 SRC[63:0];
IF CMPO = TRUE
THEN DEST[63:0] ← FFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] ← 0000000000000000H; FI;
DEST[MAX_VL-1:64] (Unmodified)

VCMPSD (VEX.128 encoded version)
CMPO ← SRC1[63:0] OP5 SRC2[63:0];
IF CMPO = TRUE
THEN DEST[63:0] ← FFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] ← 0000000000000000H; FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCMPSD __m128d _mm_cmp_sd(_m128d a, _m128d b, int imm);
VCMPSD __m128d _mm_cmp_round_sd(_m128d a, _m128d b, int imm, int sae);
VCMPSD __m128d _mm_mask_cmp_sd(__mmask8 k1, _m128d a, _m128d b, int imm);
VCMPSD __m128d _mm_mask_cmp_round_sd(__mmask8 k1, _m128d a, _m128d b, int imm, int sae);
(V)CMPSD __m128d _mm_cmp_sd(__m128d a, __m128d b, const int imm)

SIMD Floating-Point Exceptions
Invalid if SNaN operand, Invalid if QNaN and predicate as listed in Table 5-3 Denormal.

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
**CMPSS—Compare Scalar Single-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F C2 /r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE</td>
<td>Compare low single-precision floating-point value in xmm2/m32 and xmm1 using bits 2:0 of imm8 as comparison predicate.</td>
</tr>
<tr>
<td>CMPSS xmm1, xmm2/m32, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F.WIG C2 /r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare low single-precision floating-point value in xmm3/m32 and xmm2 using bits 4:0 of imm8 as comparison predicate.</td>
</tr>
<tr>
<td>VCPMSS xmm1, xmm2, xmm3/m32, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F.W0 C2 /r ib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare low single-precision floating-point value in xmm3/m32 and xmm2 using bits 4:0 of imm8 as comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VCPMSS k1 (k2), xmm2, xmm3/m32(sae), imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

Compares the low single-precision floating-point values in the second source operand and the first source operand and returns the results of the comparison to the destination operand. The comparison predicate operand (immediate operand) specifies the type of comparison performed.

128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 32-bit memory location. Bits (MAX_VL-1:32) of the corresponding YMM destination register remain unchanged. The comparison result is a doubleword mask of all 1s (comparison true) or all 0s (comparison false).

VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 32-bit memory location. The result is stored in the low 32 bits of the destination operand; bits 128:32 of the destination operand are copied from the first source operand. Bits (MAX_VL-1:128) of the destination ZMM register are zeroed. The comparison result is a doubleword mask of all 1s (comparison true) or all 0s (comparison false).

EVEX encoded version: The first source operand (second operand) is an XMM register. The second source operand can be a XMM register or a 32-bit memory location. The destination operand (first operand) is an opmask register. The comparison result is a single mask bit of 1 (comparison true) or 0 (comparison false), written to the destination starting from the LSB according to the writemask k2. Bits (MAX_KL-1:128) of the destination register are cleared.

The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see Table 5-3). Bits 5 through 7 of the immediate are reserved.
- For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see the first 8 rows of Table 5-3). Bits 3 through 7 of the immediate are reserved.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Ref. # 319433-023
Note that processors with "CPUID.1H:ECX.AVX = 0" do not implement the "greater-than", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPSS instruction, for processors with "CPUID.1H:ECX.AVX = 0". See Table 5-10. Compiler should treat reserved Imm8 values as illegal syntax.

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

Processors with "CPUID.1H:ECX.AVX = 1" implement the full complement of 32 predicates shown in Table 5-9, software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPSS instruction. See Table 5-11, where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface. Compilers and assemblers may implement three-operand pseudo-ops for EVEX encoded VCMPSS instructions in a similar fashion by extending the syntax listed in Table 5-11.

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPSS Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPEQSS xmm1, xmm2</td>
<td>CMPSS xmm1, xmm2, 0</td>
</tr>
<tr>
<td>CMPLTSS xmm1, xmm2</td>
<td>CMPSS xmm1, xmm2, 1</td>
</tr>
<tr>
<td>CMPLESS xmm1, xmm2</td>
<td>CMPSS xmm1, xmm2, 2</td>
</tr>
<tr>
<td>CMPUNORDSS xmm1, xmm2</td>
<td>CMPSS xmm1, xmm2, 3</td>
</tr>
<tr>
<td>CMPNEQSS xmm1, xmm2</td>
<td>CMPSS xmm1, xmm2, 4</td>
</tr>
<tr>
<td>CMPLTSS xmm1, xmm2</td>
<td>CMPSS xmm1, xmm2, 5</td>
</tr>
<tr>
<td>CMPNEQSS xmm1, xmm2</td>
<td>CMPSS xmm1, xmm2, 6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPSS Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCMPEQSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 0</td>
</tr>
<tr>
<td>VCMPLTSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 1</td>
</tr>
<tr>
<td>VCMPLESS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 2</td>
</tr>
<tr>
<td>VCMPPSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 3</td>
</tr>
<tr>
<td>VCMPLTSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 4</td>
</tr>
<tr>
<td>VCMPLESS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 5</td>
</tr>
<tr>
<td>VCMPPSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 6</td>
</tr>
<tr>
<td>VCMPPSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPSS Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCMPEQ_UQSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 8</td>
</tr>
<tr>
<td>VCMPPSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 9</td>
</tr>
<tr>
<td>VCMPPSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 0AH</td>
</tr>
<tr>
<td>VCMPPSS reg1, reg2, reg3</td>
<td>VCMPPSS reg1, reg2, reg3, 0BH</td>
</tr>
</tbody>
</table>
Software should ensure VCMPSS is encoded with VEX.L=0. Encoding VCMPSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Table 5-11. Pseudo-Op and VCMPSS Implementation**

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>CMPSS Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCMPNEQ_OQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 0CH</td>
</tr>
<tr>
<td>VCMPGEQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 0OH</td>
</tr>
<tr>
<td>VCMPCTSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 0EH</td>
</tr>
<tr>
<td>VCMPTRUESS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 0FH</td>
</tr>
<tr>
<td>VCMEQ_OSSSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 10H</td>
</tr>
<tr>
<td>VCMLT_OQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 11H</td>
</tr>
<tr>
<td>VCMPLE_OQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 12H</td>
</tr>
<tr>
<td>VCMPPUNORD_SSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 13H</td>
</tr>
<tr>
<td>VCMPNEQ_USSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 14H</td>
</tr>
<tr>
<td>VCPPNLTK_UQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 15H</td>
</tr>
<tr>
<td>VCMPPNLE_UQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 16H</td>
</tr>
<tr>
<td>VCMPPORD_SSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 17H</td>
</tr>
<tr>
<td>VCMPENQ_USSSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 18H</td>
</tr>
<tr>
<td>VCPPMG_UQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 19H</td>
</tr>
<tr>
<td>VCPPNGT_UQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 1AH</td>
</tr>
<tr>
<td>VCMPPfalse_OSSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 1BH</td>
</tr>
<tr>
<td>VCMPPGE_OQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 1CH</td>
</tr>
<tr>
<td>VCMPPGT_OQSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 1DH</td>
</tr>
<tr>
<td>VCMPPTRUE_USSS reg1, reg2, reg3</td>
<td>VCMPSS reg1, reg2, reg3, 1EH</td>
</tr>
</tbody>
</table>

Operation

**CASE (COMPARISON PREDICATE) OF**

0: OP3 ← EQ_OQ; OP5 ←EQ_OQ;
1: OP3 ←LT_OS; OP5 ←LT_OS;
2: OP3 ←LE_OS; OP5 ←LE_OS;
3: OP3 ←UNORD_Q; OP5 ←UNORD_Q;
4: OP3 ←NEQ_UQ; OP5 ←NEQ_UQ;
5: OP3 ←NLT_US; OP5 ←NLT_US;
6: OP3 ←NLE_US; OP5 ←NLE_US;
7: OP3 ←ORD_Q; OP5 ←ORD_Q;
8: OP5 ←EQ_UQ;
9: OP5 ←NGE_US;
10: OP5 ←NGT_US;
11: OP5 ←FALSE_OQ;
12: OP5 ←NEQ_UQ;
13: OP5 ←GE_OS;
14: OP5 ←GT_OS;
15: OP5 ←TRUE_UQ;
16: OP5 ←EQ_OS;
17: OP5 ←LT_OQ;
18: OP5 ←LE_OQ;
19: OP5 ← UNORD_S;
20: OP5 ← NEQ_US;
21: OP5 ← NLT_UQ;
22: OP5 ← NLE_UQ;
23: OP5 ← ORD_S;
24: OP5 ← EQ_US;
25: OP5 ← NGE_UQ;
26: OP5 ← NGT_UQ;
27: OP5 ← FALSE_OS;
28: OP5 ← NEQ_OS;
29: OP5 ← GE_OQ;
30: OP5 ← GT_OQ;
31: OP5 ← TRUE_US;
DEFAULT: Reserved

ESAC;

VCMPSS (EVEX encoded version)
CMPO ← SRC1[31:0] OP5 SRC2[31:0];

IF k2[0] or *no writemask*
    THEN IF CMPO = TRUE
        THEN DEST[0] ← 1;
        ELSE DEST[0] ← 0; FI;
    ELSE DEST[0] ← 0 ; zeroing-masking only
    FI;
DEST[MAX_KL-1:1] ← 0

CMPSS (128-bit Legacy SSE version)
CMPO ← DEST[31:0] OP3 SRC[31:0];
IF CMPO = TRUE
    THEN DEST[31:0] ← FFFFFFFFH;
ELSE DEST[31:0] ← 00000000H; FI;
DEST[MAX_VL-1:32] (Unmodified)

VCMPSS (VEX.128 encoded version)
CMPO ← SRC1[31:0] OP5 SRC2[31:0];
IF CMPO = TRUE
    THEN DEST[31:0] ← FFFFFFFFH;
ELSE DEST[31:0] ← 00000000H; FI;
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCMPSS __m128 _mm_cmp_ss(__m128 a, __m128 b, int imm);
VCMPSS __m128 _mm_cmp_round_ss(__m128 a, __m128 b, int imm, int sae);
VCMPSS __m128 _mm_mask_cmp_ss_mask(__mmask8 k1, __m128 a, __m128 b, int imm);
VCMPSS __m128 _mm_mask_cmp_round_ss_mask(__mmask8 k1, __m128 a, __m128 b, int imm, int sae);
(V)CMPSS __m128 _mm_cmp_mask(__m128 a, __m128 b, const int imm)

SIMD Floating-Point Exceptions
Invalid if SNaN operand, Invalid if QNaN and predicate as listed in Table 5-3, Denormal.
Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
COMISD—Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 2F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>COMISD xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:WIG 2F /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VCOMISD xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.66.0F:W1 2F /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VCOMISD xmm1, xmm2/m64{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Compares the double-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 64 bit memory location. The COMISD instruction differs from the UCOMISD instruction in that it signals a SIMD floating-point invalid operation exception (#I) when a source operand is either a QNaN or SNaN. The UCOMISD instruction signals an invalid numeric exception only if a source operand is an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISD is encoded with VEX.L=0. Encoding VCOMISD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

Operation

COMISD (all versions)

RESULT ← OrderedCompare(DEST[63:0] <> SRC[63:0])

(* Set EFLAGS *) CASE (RESULT) OF

    UNORDERED: ZF,PF,CF ← 111;
    GREATER_THAN: ZF,PF,CF ← 000;
    LESS_THAN: ZF,PF,CF ← 001;
    EQUAL: ZF,PF,CF ← 100;

    ESAC;

OF, AF, SF ← 0;

Intel C/C++ Compiler Intrinsic Equivalent

VCOMISD int _mm_comi_round_sd (__m128d a, __m128d b, int imm, int sae);
VCOMISD int _mm_comieq_sd (__m128d a, __m128d b);
VCOMISD int _mm_comilt_sd (__m128d a, __m128d b);
VCOMISD int _mm_comile_sd (__m128d a, __m128d b);
VCOMISD int _mm_comigt_sd (__m128d a, __m128d b);
VCOMISD int _mm_comige_sd (__m128d a, __m128d b);
VCOMISD int _mm_comineq_sd (__m128d a, __m128d b)

SIMD Floating-Point Exceptions
Invalid (if SNaN or QNaN operands), Denormal.

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3;
EVEX-encoded instructions, see Exceptions Type E3NF.
#UD If VEX.vvv != 1111B or EVEX.vvv != 1111B.
COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 2F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>COMISS xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.0F:W1G 2F /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VCOMISS xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.0F:W0 2F /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VCOMISS xmm1, xmm2/m32{saе}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Compares the single-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 32 bit memory location.

The COMISS instruction differs from the UCOMISS instruction in that it signals a SIMD floating-point invalid operation exception (#I) when a source operand is either a QNaN or SNaN. The UCOMISS instruction signals an invalid numeric exception only if a source operand is an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISS is encoded with VEX.L=0. Encoding VCOMISS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation**

**COMISS (all versions)**

RESULT ← OrderedCompare(DEST[31:0] <> SRC[31:0])

(* Set EFLAGS *) CASE (RESULT) OF
  UNORDERED: ZF,PF,CF ← 111;
  GREATER_THAN: ZF,PF,CF ← 000;
  LESS_THAN: ZF,PF,CF ← 001;
  EQUAL: ZF,PF,CF ← 100;
ESAC;
OF, AF, SF ← 0;

**Intel C/C++ Compiler Intrinsic Equivalent**

VCOMISS int _mm_comi_round_ss(__m128 a, __m128 b, int imm, int sae);
VCOMISS int _mm_comieq_ss (__m128 a, __m128 b)
VCOMISS int _mm_comilt_ss (__m128 a, __m128 b)
VCOMISS int _mm_comile_ss (__m128 a, __m128 b)
VCOMISS int _mm_comigt_ss (__m128 a, __m128 b)
VCOMISS int _mm_comige_ss (__m128 a, __m128 b)
VCOMISS int _mm_comineq_ss (__m128 a, __m128 b)

**SIMD Floating-Point Exceptions**
Invalid (if SNaN or QNaN operands), Denormal.

**Other Exceptions**
VEX-encoded instructions, see Exceptions Type 3;
EVEX-encoded instructions, see Exceptions Type E3NF.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
**DIVPD—Divide Packed Double-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 5E /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Divide packed double-precision floating-point values in xmm1 by packed double-precision floating-point values in xmm2/mem.</td>
</tr>
<tr>
<td>DIVPD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0FWIG 5E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Divide packed double-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/mem.</td>
</tr>
<tr>
<td>VDIVPD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0FWIG 5E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Divide packed double-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/mem.</td>
</tr>
<tr>
<td>VDIVPD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0FW1 5E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Divide packed double-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/m128/m64bcst and write results to xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VDIVPD xmm1[k1][z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0FW1 5E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Divide packed double-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/m256/m64bcst and write results to ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VDIVPD ymm1[k1][z], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0FW1 5E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Divide packed double-precision floating-point values in zmm2 by packed double-precision FP values in zmm3/m512/m64bcst and write results to zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VDIVPD zmm1[k1][z], zmm2, zmm3/m512/m64bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD divide of the double-precision floating-point values in the first source operand by the floating-point values in the second source operand (the third operand). Results are written to the destination operand (the first operand).

**EVEX encoded versions:** The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The first source operand (the second operand) is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding destination are zeroed.

**VEX.128 encoded version:** The first source operand (the second operand) is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding destination are zeroed.

**128-bit Legacy SSE version:** The second source operand (the second operand) can be an XMM register or an 128-bit memory location. The destination is the same as the first source operand. The upper bits (MAX_VL-1:128) of the corresponding destination are unmodified.
Operation

**VDIVPD (EVEX encoded versions)**

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

If \((VL = 512) AND (EVEX.b = 1) AND SRC2 *is a register*\)

THEN

\[ \text{SET_RM(EVEX.RC); \quad \text{; refer to Table 2-4}} \]

ELSE

\[ \text{SET_RM(MXCSR.RM);} \]

\[ \text{FI;} \]

FOR \(j \leftarrow 0 \) TO \(KL-1\)

\[ i \leftarrow j \times 64 \]

IF \(k1[j] \text{ OR *no writemask*}\)

THEN

IF \((EVEX.b = 1) \text{ AND (SRC2 *is memory*)}\)

THEN

\[ \text{DEST[i+63:i] = SRC1[i+63:i] / SRC2[63:0]} \]

ELSE

\[ \text{DEST[i+63:i] = SRC1[i+63:i] / SRC2[i+63:i]} \]

\[ \text{FI;} \]

ELSE

\[ \text{IF *merging-masking* \quad \text{; merging-masking}} \]

THEN \(*\text{DEST[i+63:i] remains unchanged*}\)

ELSE \(*\text{zeroing-masking}\)

\[ \text{DEST[i+63:i] = 0} \]

\[ \text{FI} \]

\[ \text{FI;} \]

ENDFOR

\[ \text{DEST[MAX_VL-1:VL] = 0} \]

**VDIVPD (VEX.256 encoded version)**

\[ \text{DEST[63:0] = SRC1[63:0] / SRC2[63:0]} \]

\[ \text{DEST[127:64] = SRC1[127:64] / SRC2[127:64]} \]


\[ \text{DEST[MAX_VL-1:256] = 0;} \]

**VDIVPD (VEX.128 encoded version)**

\[ \text{DEST[63:0] = SRC1[63:0] / SRC2[63:0]} \]

\[ \text{DEST[127:64] = SRC1[127:64] / SRC2[127:64]} \]

\[ \text{DEST[MAX_VL-1:128] = 0;} \]

**DIVPD (128-bit Legacy SSE version)**

\[ \text{DEST[63:0] = SRC1[63:0] / SRC2[63:0]} \]

\[ \text{DEST[127:64] = SRC1[127:64] / SRC2[127:64]} \]

\[ \text{DEST[MAX_VL-1:128] (Unmodified)} \]

**Intel C/C++ Compiler Intrinsic Equivalent**

\[ \text{VDIVPD _mm512d _mm512_div_pd(_mm512d a, _mm512d b);} \]

\[ \text{VDIVPD _mm512d _mm512_mask_div_pd(_mm512d s, _mm512_mask8 k, _mm512d a, _mm512d b);} \]

\[ \text{VDIVPD _mm512d _mm512_maskz_div_pd(_mm512_mask8 k, _mm512d a, _mm512d b);} \]

\[ \text{VDIVPD _mm256d _mm256_div_pd(_mm256d s, _mm256_mask8 k, _mm256d a, _mm256d b);} \]

\[ \text{VDIVPD _mm256d _mm256_mask_div_pd(_mm256d s, _mm256_mask8 k, _mm256d a, _mm256d b);} \]

\[ \text{VDIVPD _mm256d _mm256_maskz_div_pd(_mm256_mask8 k, _mm256d a, _mm256d b);} \]

\[ \text{VDIVPD _mm128d _mm128_mask_div_pd(_mm128d s, _mm128_mask8 k, _mm128d a, _mm128d b);} \]

\[ \text{VDIVPD _mm128d _mm128_maskz_div_pd(_mm128_mask8 k, _mm128d a, _mm128d b);} \]
VDIVPD __m512d __m512d_div_round_pd (__m512d a, __m512d b, int);
VDIVPD __m512d __mm512_mask_div_round_pd (__m512d s, __mmask8 k, __m512d a, __m512d b, int);
VDIVPD __m512d __mm512_maskz_div_round_pd (__mmask8 k, __m512d a, __m512d b, int);
VDIVPD __m256d __mm256_div_pd (__m256d a, __m256d b);
DIVPD __m128d __mm_div_pd (__m128d a, __m128d b);

**SIMD Floating-Point Exceptions**
Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

**Other Exceptions**
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
DIVPS—Divide Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/</th>
<th>Op /</th>
<th>64/32</th>
<th>CPUID</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction</td>
<td>En</td>
<td>bit Mode</td>
<td>Feature Flag</td>
<td></td>
</tr>
<tr>
<td>0F 5E /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Divide packed single-precision floating-point values in xmm1 by packed single-precision floating-point values in xmm2/mem.</td>
</tr>
<tr>
<td>DIVPS xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 5E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Divide packed single-precision floating-point values in xmm2 by packed single-precision floating-point values in xmm3/mem.</td>
</tr>
<tr>
<td>VDIVPS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG 5E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Divide packed single-precision floating-point values in ymm2 by packed single-precision floating-point values in ymm3/mem.</td>
</tr>
<tr>
<td>VDIVPS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 5E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Divide packed single-precision floating-point values in xmm2 by packed single-precision floating-point values in xmm3/m128/m32bcst and write results to xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VDIVPS xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 5E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Divide packed single-precision floating-point values in ymm2 by packed single-precision floating-point values in ymm3/m256/m32bcst and write results to ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VDIVPS ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 5E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Divide packed single-precision floating-point values in zmm2 by packed single-precision floating-point values in zmm3/m512/m32bcst and write results to zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VDIVPS zmm1 [k1][z], zmm2, zmm3/m512/m32bcst[er]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD divide of the four, eight or sixteen packed single-precision floating-point values in the first source operand (the second operand) by the four, eight or sixteen packed single-precision floating-point values in the second source operand (the third operand). Results are written to the destination operand (the first operand).

**EVEX encoded versions:** The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

**VEX.128 encoded version:** The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
Operation

VDIVPS (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1) AND SRC2 *is a register*

THEN

  SET_RM(EVEX.RC);

ELSE

  SET_RM(MXCSR.RM);

FI;

FOR j ← 0 TO KL-1

  i ← j * 32

  IF k1[j] OR *no writemask*

  THEN

    IF (EVEX.b = 1) AND (SRC2 *is memory*)

    THEN

      DEST[i+31:i] ← SRC1[i+31:i] / SRC2[31:0]

    ELSE

      DEST[i+31:i] ← SRC1[i+31:i] / SRC2[i+31:i]

    FI;

  ELSE

    IF *merging-masking* ; merging-masking

    THEN *DEST[i+31:i] remains unchanged*

    ELSE ; zeroing-masking

      DEST[i+31:i] ← 0

    FI

  FI

ENDFOR

DEST[MAX_VL-1:VL] ← 0

VDIVPS (VEX.256 encoded version)

DEST[31:0] ← SRC1[31:0] / SRC2[31:0]


DEST[95:64] ← SRC1[95:64] / SRC2[95:64]


DEST[MAX_VL-1:256] ← 0;

VDIVPS (VEX.128 encoded version)

DEST[31:0] ← SRC1[31:0] / SRC2[31:0]


DEST[95:64] ← SRC1[95:64] / SRC2[95:64]


DEST[MAX_VL-1:128] ← 0
**DIVPS (128-bit Legacy SSE version)**

```
DEST[31:0] ← SRC1[31:0] / SRC2[31:0]
DEST[95:64] ← SRC1[95:64] / SRC2[95:64]
DEST[MAXVL-1:128] (Unmodified)
```

**Intel C/C++ Compiler Intrinsic Equivalent**

```c
VDIVPS __m512 __m512_div_ps(__m512 a, __m512 b);
VDIVPS __m512 __m512_mask_div_ps(__m512 s, __mmask16 k, __m512 a, __m512 b);
VDIVPS __m512 __m512_maskz_div_ps(__mmask16 k, __m512 a, __m512 b);
VDIVPD __m256d __m256_mask_div_pd(__m256d s, __mmask8 k, __m256d a, __m256d b);
VDIVPD __m256d __m256_maskz_div_pd(__mmask8 k, __m256d a, __m256d b);
VDIVPD __m128d __m128_mask_div_pd(__m128d s, __mmask8 k, __m128d a, __m128d b);
VDIVPD __m128d __m128_maskz_div_pd(__mmask8 k, __m128d a, __m128d b);
VDIVPS __m512 __m512_div_round_ps(__m512 a, __m512 b, int);
VDIVPS __m512 __m512_mask_div_round_ps(__m512 s, __mmask16 k, __m512 a, __m512 b, int);
VDIVPS __m512 __m512_maskz_div_round_ps(__mmask16 k, __m512 a, __m512 b, int);
VDIVPS __m256 __m256_div_ps(__m256 a, __m256 b);
VDIVPS __m128 __m128_div_ps(__m128 a, __m128 b);
```

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
DIVSD—Divide Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 5E /r DIVSD xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Divide low double-precision floating-point value in xmm1 by low double-precision floating-point value in xmm2/m64.</td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F.WIG 5E /r VDIVSD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Divide low double-precision floating-point value in xmm2 by low double-precision floating-point value in xmm3/m64.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1 5E /r VDIVSD xmm1 {k1}[z], xmm2, xmm3/m64{er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Divide low double-precision floating-point value in xmm2 by low double-precision floating-point value in xmm3/m64.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Divides the low double-precision floating-point value in the first source operand by the low double-precision floating-point value in the second source operand, and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination are XMM registers.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAX_VL-1:64) of the corresponding ZMM destination register remain unchanged.

VEX.128 encoded version: The first source operand is an xmm register encoded by VEX.vvvv. The quadword at bits 127:64 of the destination operand is copied from the corresponding quadword of the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX.128 encoded version: The first source operand is an xmm register encoded by EVEX.vvvv. The quadword element of the destination operand at bits 127:64 are copied from the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX version: The low quadword element of the destination is updated according to the writemask.

Software should ensure VDIVSD is encoded with VEX.L=0. Encoding VDIVSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VDIVSD (EVEX encoded version)
IF (EVEX.b = 1) AND SRC2 *is a register*
THEN
    SET_RM(EVEX.RC);
ELSE
    SET_RM(MXCSR.RM);
FI;
IF k1[0] or *no writemask*
THEN DEST[63:0] ← SRC1[63:0] / SRC2[63:0]
ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
    THEN DEST[63:0] ← 0
    FI;
FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VDIVSD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0] / SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

DIVSD (128-bit Legacy SSE version)
DEST[63:0] ← DEST[63:0] / SRC[63:0]
DEST[MAX_VL-1:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VDIVSD __m128d _mm_mask_div_sd(__m128d s, __mmask8 k, __m128d a, __m128d b);
VDIVSD __m128d _mm_maskz_div_sd( __mmask8 k, __m128d a, __m128d b);
VDIVSD __m128d _mm_div_round_sd( __m128d a, __m128d b, int);
VDIVSD __m128d _mm_mask_div_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VDIVSD __m128d _mm_maskz_div_round_sd( __mmask8 k, __m128d a, __m128d b, int);
DIVSD __m128d _mm_div_sd( __m128d a, __m128d b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
DIVSS—Divide Scalar Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 5E /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Divide low single-precision floating-point value in xmm1 by low single-precision floating-point value in xmm2/m32.</td>
</tr>
<tr>
<td>DIVSS xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDIVSS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F:W0 5E /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Divide low single-precision floating-point value in xmm2 by low single-precision floating-point value in xmm3/m32.</td>
</tr>
<tr>
<td>VDIVSS xmm1 <a href="z">k1</a>, xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Divides the low single-precision floating-point value in the first source operand by the low single-precision floating-point value in the second source operand, and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAX_VL-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The first source operand is an xmm register encoded by VEX.vvvv. The three high-order doublewords of the destination operand are copied from the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX.128 encoded version: The first source operand is an xmm register encoded by EVEX.vvvv. The doubleword elements of the destination operand at bits 127:32 are copied from the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX version: The low doubleword element of the destination is updated according to the writemask.

Software should ensure VDIVSS is encoded with VEX.L=0. Encoding VDIVSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VDIVSS (EVEX encoded version)
If (EVEX.b = 1) AND SRC2 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
If k1[0] or *no writemask*
    THEN  DEST[31:0] ← SRC1[31:0] / SRC2[31:0]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[31:0] ← 0
        FI;
    FI;
DEST[MAX_VL-1:128] ← 0

VDIVSS (VEX.128 encoded version)
DEST[31:0] ← SRC1[31:0] / SRC2[31:0]
DEST[MAX_VL-1:128] ← 0

DIVSS (128-bit Legacy SSE version)
DEST[31:0] ← DEST[31:0] / SRC[31:0]
DEST[MAX_VL-1:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VDIVSS __m128 _mm_mask_div_ss(__m128 s, __mmask8 k, __m128 a, __m128 b);
VDIVSS __m128 _mm_maskz_div_ss( __mmask8 k, __m128 a, __m128 b);
VDIVSS __m128 _mm_div_round_ss( __m128 a, __m128 b, int);
VDIVSS __m128 _mm_mask_div_round_ss( __m128 s, __mmask8 k, __m128 a, __m128 b, int);
VDIVSS __m128 _mm_maskz_div_round_ss( __mmask8 k, __m128 a, __m128 b, int);
VDIVSS __m128 _mm_div_ss(__m128 a, __m128 b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
**VCOMPRESSPD—Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W1 8A /r VCOMPRESSPD xmm1/m128 (k1)[z], xmm2</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compress packed double-precision floating-point values from xmm2 to xmm1/m128 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 8A /r VCOMPRESSPD ymm1/m256 (k1)[z], ymm2</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compress packed double-precision floating-point values from ymm2 to ymm1/m256 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 8A /r VCOMPRESSPD zmm1/m512 (k1)[z], zmm2</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compress packed double-precision floating-point values from zmm2 using control mask k1 to zmm1/m512.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Compress (store) up to 8 double-precision floating-point values from the source operand (the second operand) as a contiguous vector to the destination operand (the first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

The opmask register k1 selects the active elements (partial vector or possibly non-contiguous if less than 8 active elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the destination starting from the low element of the destination operand.

Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero.

Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

### Operation

**VCOMPRESSPD (EVEX encoded versions) store form**

$$(KL, VL) = (2, 128), (4, 256), (8, 512)$$

$${\text{SIZE}} \leftarrow 64$$

$$k \leftarrow 0$$

FOR \( j \leftarrow 0 \) TO KL-1

\[
i \leftarrow j \times 64
\]

IF \( k1[j] \) OR *no writemask*

THEN

\[
\text{DEST}[k+\text{SIZE}][k] \leftarrow \text{SRC}[i+63:i]
\]

$$k \leftarrow k + \text{SIZE}$$

FI;

ENDFOR

5-96 Ref. # 319433-023
VCOMPRESSPD (EVEX encoded versions) reg-reg form

(KL, VL) = (2, 128), (4, 256), (8, 512)

SIZE ← 64

k ← 0

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      DEST[k+SIZE-1:k] ← SRC[i+63:i]
      k ← k + SIZE
    FI;
  ENDFOR

IF *merging-masking*
  THEN *DEST[VL-1:k] remains unchanged*
  ELSE DEST[VL-1:k] ← 0
  FI

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCOMPRESSPD __m512d _mm512_mask_compress_pd( __m512d s, __mmask8 k, __m512d a);
VCOMPRESSPD __m512d _mm512_maskz_compress_pd( __mmask8 k, __m512d a);
VCOMPRESSPD void _mm512_mask_compressstoreu_pd( void * d, __mmask8 k, __m512d s);
VCOMPRESSPD __m256d _mm256_mask_compress_pd( __m256d s, __mmask8 k, __m256d a);
VCOMPRESSPD __m256d _mm256_maskz_compress_pd( __mmask8 k, __m256d a);
VCOMPRESSPD void _mm256_mask_compressstoreu_pd( void * d, __mmask8 k, __m256d s);
VCOMPRESSPD __m128d _mm_mask_compress_pd( __m128d s, __mmask8 k, __m128d a);
VCOMPRESSPD __m128d _mm_maskz_compress_pd( __mmask8 k, __m128d a);
VCOMPRESSPD void _mm_mask_compressstoreu_pd( void * d, __mmask8 k, __m128d s);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E4.nb.

#UD If EVEX.vvvv != 1111B.
VCOMPRESSPS—Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 8A /r VCOMPRESSPS xmm1/m128 (k1){[z]} , xmm2</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compress packed single-precision floating-point values from xmm2 to xmm1/m128 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 8A /r VCOMPRESSPS ymm1/m256 (k1){[z]} , ymm2</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compress packed single-precision floating-point values from ymm2 to ymm1/m256 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 8A /r VCOMPRESSPS zmm1/m512 (k1){[z]} , zmm2</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compress packed single-precision floating-point values from zmm2 using control mask k1 to zmm1/m512.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Compress (stores) up to 16 single-precision floating-point values from the source operand (the second operand) to the destination operand (the first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

The opmask register k1 selects the active elements (a partial vector or possibly non-contiguous if less than 16 active elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the destination starting from the low element of the destination operand.

Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero.

Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

Operation

VCOMPRESSPS (EVEX encoded versions) store form

(KL, VL) = (4, 128), (8, 256), (16, 512)

SIZE ← 32
k ← 0
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
      THEN
        DEST[k+SIZE-1:k] ← SRC[i+31:j]
        k ← k + SIZE
  FI;
ENDFOR;
VCOMPRESSPS (EVEX encoded versions) reg-reg form

(KL, VL) = (4, 128), (8, 256), (16, 512)

SIZE ← 32
k ← 0
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            DEST[k+SIZE-1:k] ← SRC[i+31:i]
            k ← k + SIZE
        FI;
    ENDFOR
IF *merging-masking*
    THEN *DEST[VL-1:k] remains unchanged*
    ELSE DEST[VL-1:k] ← 0
    FI
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCOMPRESSPS __m512 _mm512_mask_compress_ps( __m512 s, __mmask16 k, __m512 a);
VCOMPRESSPS __m512 _mm512_maskz_compress_ps( __mmask16 k, __m512 a);
VCOMPRESSPS void _mm512_mask_compressstoreu_ps( void * d, __mmask16 k, __m512 a);
VCOMPRESSPS __m256 _mm256_mask_compress_ps( __m256 s, __mmask8 k, __m256 a);
VCOMPRESSPS __m256 _mm256_maskz_compress_ps( __mmask8 k, __m256 a);
VCOMPRESSPS void _mm256_mask_compressstoreu_ps( void * d, __mmask8 k, __m256 a);
VCOMPRESSPS __m128 _mm_mask_compress_ps( __m128 s, __mmask8 k, __m128 a);
VCOMPRESSPS __m128 _mm_maskz_compress_ps( __mmask8 k, __m128 a);
VCOMPRESSPS void _mm_mask_compressstoreu_ps( void * d, __mmask8 k, __m128 a);

SIMD Floating-Point Exceptions
None

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E4.nb.

#UD If EVEX.vvvv != 1111B.
CVTDQ2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 OF E6 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert two packed signed doubleword integers from xmm2/mem to two packed double-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VCVTDQ2PD xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert two packed signed doubleword integers from xmm2/mem to two packed double-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VCVTDQ2PD ymm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed signed doubleword integers from xmm2/mem to four packed double-precision floating-point values in ymm1.</td>
</tr>
<tr>
<td>VCVTDQ2PD ymm1 {k1}{z}, xmm2/m128/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Convert 2 packed signed doubleword integers from xmm2/m128/m32bcst to eight packed double-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTDQ2PD ymm1 {k1}{z}, xmm2/m128/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Convert 4 packed signed doubleword integers from xmm2/m128/m32bcst to 4 packed double-precision floating-point values in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTDQ2PD zmm1 {k1}{z}, ymm2/m256/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed signed doubleword integers from ymm2/m256/m32bcst to eight packed double-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>HV</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts two, four or eight packed signed doubleword integers in the source operand (the second operand) to two, four or eight packed double-precision floating-point values in the destination operand (the first operand).

**EVEX encoded versions:** The source operand can be a YMM/XMM/XMM (low 64 bits) register, a 256/128/64-bit memory location or a 256/128/64-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. Attempt to encode this instruction with EVEX embedded rounding is ignored.

**VEX.256 encoded version:** The source operand is an XMM register or 128-bit memory location. The destination operand is a YMM register.

**VEX.128 encoded version:** The source operand is an XMM register or 64-bit memory location. The destination operand is a XMM register. The upper Bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The source operand is an XMM register or 64-bit memory location. The destination operand is an XMM register. The upper Bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.
Operation

VCVTQPD (EVEX encoded versions) when src operand is a register

KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j] OR *no writemask*
  THEN DEST[i+63:i] ←
      Convert_Integer_To_Double_Precision_Floating_Point(SRC[k+31:k])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTQPD (EVEX encoded versions) when src operand is a memory source

KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j] OR *no writemask*
  THEN
    IF (EVEX.b = 1)
      THEN
        DEST[i+63:i] ←
        Convert_Integer_To_Double_Precision_Floating_Point(SRC[31:0])
      ELSE
        DEST[i+63:i] ←
        Convert_Integer_To_Double_Precision_Floating_Point(SRC[k+31:k])
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
      FI
  FI;
ENDFOR

Figure 5-11. CVTDQPD (VEX.256 encoded version)
DEST[i+63] \leftarrow 0

\text{FI}
\text{FI};
\text{ENDFOR}
DEST[\text{MAX}_\text{VL}-1:\text{VL}] \leftarrow 0

\textbf{VCVTDQ2PD (VEX.256 encoded version)}

DEST[63:0] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[31:0])
DEST[127:64] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[63:32])
DEST[191:128] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[95:64])
DEST[255:192] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[127:96])
DEST[\text{MAX}_\text{VL}-1:128] \leftarrow 0

\textbf{VCVTDQ2PD (VEX.128 encoded version)}

DEST[63:0] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[31:0])
DEST[127:64] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[63:32])
DEST[\text{MAX}_\text{VL}-1:128] \leftarrow 0

\textbf{CVTDQ2PD (128-bit Legacy SSE version)}

DEST[63:0] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[31:0])
DEST[127:64] \leftarrow \text{Convert Integer To Double Precision Floating Point}(SRC[63:32])
DEST[\text{MAX}_\text{VL}-1:128] \leftarrow \text{(unmodified)}

\textbf{Intel C/C++ Compiler Intrinsic Equivalent}

VCVTDQ2PD __m512d _mm512_cvtepi32_pd(__m256i a);
VCVTDQ2PD __m512d _mm512_mask_cvtepi32_pd(__m512d s, __mmask8 k, __m256i a);
VCVTDQ2PD __m512d _mm512_maskz_cvtepi32_pd( __mmask8 k, __m256i a);
VCVTDQ2PD __m256d _mm256_cvtepi32_pd(__m128i src);
VCVTDQ2PD __m256d _mm256_mask_cvtepi32_pd( __mmask8 k, __m128i a);
VCVTDQ2PD __m256d _mm256_maskz_cvtepi32_pd( __mmask8 k, __m128i a);
VCVTDQ2PD __m128d _mm128_cvtepi32_pd(__m128i src);
VCVTDQ2PD __m128d _mm128_mask_cvtepi32_pd( __mmask8 k, __m128i a);
VCVTDQ2PD __m128d _mm128_maskz_cvtepi32_pd( __mmask8 k, __m128i a);

\textbf{Other Exceptions}

VEX-encoded instructions, see Exceptions Type 5;
EVEX-encoded instructions, see Exceptions Type E5.

#UD If VEX.vvvv \neq 1111B or EVEX.vvvv \neq 1111B.
CVTDQ2PS—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert four packed signed doubleword integers from xmm2/mem to four packed single-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VEX.128.0F:W1G 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed signed doubleword integers from xmm2/mem to four packed single-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VEX.256.0F:W1G 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert eight packed signed doubleword integers from ymm2/mem to eight packed single-precision floating-point values in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed signed doubleword integers from xmm2/m128/m32bcst to four packed single-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert eight packed signed doubleword integers from ymm2/m256/m32bcst to eight packed single-precision floating-point values in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert sixteen packed signed doubleword integers from zmm2/m512/m32bcst to sixteen packed single-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts four, eight or sixteen packed signed doubleword integers in the source operand to four, eight or sixteen packed single-precision floating-point values in the destination operand.

**EVEX encoded versions:** The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The source operand is a YMM register or 256-bit memory location. The destination operand is a YMM register. Bits (MAX_VL-1:256) of the corresponding register destination are zeroed.

**VEX.128 encoded version:** The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

**128-bit Legacy SSE version:** The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper Bits (MAX_VL-1:128) of the corresponding register destination are unmodified.

**VEX.vvvv and EVEX.vvvv** are reserved and must be 1111b, otherwise instructions will #UD.
Operation

VCVTDQ2PS (EVEX encoded versions) when SRC operand is a register

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1)

THEN

     SET_RM(EVEX.RC); ; refer to Table 2-4

ELSE

     SET_RM(MXCSR.RM); ; refer to Table 2-4

FI;

FOR \( j \) <- 0 TO KL-1

\( i \) <- j * 32

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+31:i] \) <-

    Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])

ELSE

    IF *merging-masking* ; merging-masking

    THEN *DEST[i+31:i] remains unchanged*

    ELSE ; zeroing-masking

    \( \text{DEST}[i+31:i] \) <- 0

FI

FI;

ENDFOR

\( \text{DEST}[\text{MAX_VL-1:VL}] \) <- 0

VCVTDQ2PS (EVEX encoded versions) when SRC operand is a memory source

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR \( j \) <- 0 TO KL-1

\( i \) <- j * 32

IF \( k1[j] \) OR *no writemask*

THEN

    IF (EVEX.b = 1)

    THEN

        \( \text{DEST}[i+31:i] \) <-

        Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])

    ELSE

        \( \text{DEST}[i+31:i] \) <-

        Convert_Integer_To_Single_Precision_Floating_Point(SRC[i+31:i])

    FI;

ELSE

    IF *merging-masking* ; merging-masking

    THEN *DEST[i+31:i] remains unchanged*

    ELSE ; zeroing-masking

    \( \text{DEST}[i+31:i] \) <- 0

    FI

FI;

ENDFOR

\( \text{DEST}[\text{MAX_VL-1:VL}] \) <- 0
VCVTDQ2PS (VEX.256 encoded version)
DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])
DEST[63:32] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:32])
DEST[95:64] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[95:64])
DEST[127:96] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[127:96])
DEST[159:128] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[159:128])
DEST[223:192] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[223:192])
DEST[255:224] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[255:224])
DEST[MAX_VL-1:256] ← 0

VCVTDQ2PS (VEX.128 encoded version)
DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])
DEST[63:32] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:32])
DEST[95:64] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[95:64])
DEST[127:96] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[127:96])
DEST[MAX_VL-1:128] ← 0

CVTDQ2PS (128-bit Legacy SSE version)
DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0])
DEST[63:32] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:32])
DEST[95:64] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[95:64])
DEST[127:96] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[127:96])
DEST[MAX_VL-1:128] (unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

    VCVTDQ2PS __m512 _mm512_cvtepi32_ps( __m512i a);
    VCVTDQ2PS __m512 __mm512_mask_cvtepi32_ps( __m512 s, __mmask16 k, __m512i a);
    VCVTDQ2PS __m512 __mm512_maskz_cvtepi32_ps( __mmask16 k, __m512i a);
    VCVTDQ2PS __m512 _mm512_cvtepi32_ps( __m512i a, int r);
    VCVTDQ2PS __m512 __mm512_maskz_cvtepi32_ps( __mmask16 k, __m512i a, int r);
    VCVTDQ2PS __m256 __mm256_cvtepi32_ps( __m256i src);
    VCVTDQ2PS __m128 __mm128_cvtepi32_ps( __m128i src);

**SIMD Floating-Point Exceptions**

**Precision**

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 2;
EVEX-encoded instructions, see Exceptions Type E2.

#UD IF VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
CVTPD2DQ—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers

<table>
<thead>
<tr>
<th>Opcode Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F E6 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert two packed double-precision floating-point values in xmm1 to two signed doubleword integers in xmm1.</td>
</tr>
<tr>
<td>VEX.256.F2.0F:W1G E6 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed double-precision floating-point values in xmm2/mem to four signed doubleword integers in xmm1.</td>
</tr>
<tr>
<td>EVEX.128.F2.0F:W1E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL/AVX512F</td>
<td>Convert two packed double-precision floating-point values in xmm2/m128/m64bcst to two signed doubleword integers in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.F2.0F:W1E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL/AVX512F</td>
<td>Convert four packed double-precision floating-point values in ymm2/m256/m64bcst to four signed doubleword integers in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.F2.0F:W1E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed double-precision floating-point values in zmm2/m512/m64bcst to eight signed doubleword integers in ymm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRM/rm (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>ModRM/rm (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts packed double-precision floating-point values in the source operand (second operand) to packed signed doubleword integers in the destination operand (first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (2^{w-1}, where w represents the number of bits in the destination format) is returned.

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. The upper bits (MAX_VL-1:256/128/64) of the corresponding destination are zeroed.

VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:64) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operand is an XMM register. Bits[127:64] of the destination XMM register are zeroed. However, the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

```
Operation

VCVTPD2DQ (EVEX encoded versions) when src operand is a register
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    k ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[k+63:k])
    ELSE
        IF *merging-masking*
            THEN *DEST[i+31:i] remains unchanged*
        ELSE
            DEST[i+31:i] ← 0
        FI
    FI
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

Figure 5-12. VCVTPD2DQ (VEX.256 encoded version)
VCVTPD2DQ (EVEX encoded versions) when src operand is a memory source

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j] OR *no writemask*
  THEN
    IF (EVEX.b = 1)
    THEN
      DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0])
    ELSE
      DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[k+63:k])
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

VCVTPD2DQ (VEX.256 encoded version)

DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[127:64])
DEST[95:64] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[191:128])
DEST[127:96] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[255:192])
DEST[MAX_VL-1:128] ← 0

VCVTPD2DQ (VEX.128 encoded version)

DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[127:64])
DEST[MAX_VL-1:64] ← 0

CVTPD2DQ (128-bit Legacy SSE version)

DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[127:64])
DEST[127:64] ← 0
DEST[MAX_VL-1:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPD2DQ __m256i _mm512_cvtpd_epi32( __m512d a);
VCVTPD2DQ __m256i _mm512_mask_cvtpd_epi32( __m256i s, __mmask8 k, __m512d a);
VCVTPD2DQ __m256i _mm512_maskz_cvtpd_epi32( __mmask8 k, __m512d a);
VCVTPD2DQ __m256i _mm512_cvt_roundpd_epi32( __m512d a, int r);
VCVTPD2DQ __m256i _mm512_mask_cvt_roundpd_epi32( __m256i s, __mmask8 k, __m512d a, int r);
VCVTPD2DQ __m256i _mm512_maskz_cvt_roundpd_epi32( __mmask8 k, __m512d a);
VCVTPD2DQ __m128i _mm256_mask_cvtpd_epi32( __m128i s, __mmask8 k, __m256d a);
VCVTPD2DQ __m128i _mm256_maskz_cvtpd_epi32( __mmask8 k, __m256d a);
VCVTPD2DQ __m128i _mm_mask_cvtpd_epi32( __m128i s, __mmask8 k, __m128d a);
VCVTPD2DQ __m128i _mm_maskz_cvtpd_epi32( __mmask8 k, __m128d a);
VCVTPD2DQ __m128i _mm256_cvtpd_epi32 (__m256d src)
CVTPD2DQ __m128i _mm_cvtpd_epi32 (__m128d src)

**SIMD Floating-Point Exceptions**
Invalid, Precision

**Other Exceptions**
See Exceptions Type 2; additionally
EVEX-encoded instructions, see Exceptions Type E2.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
CVTPD2PS—Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 5A /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert two packed double-precision floating-point values in xmm2/mem to two single-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1 5A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Convert two packed double-precision floating-point values in xmm2/mem to two single-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VEX.256.66.0F:W1 5A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Convert four packed double-precision floating-point values in ymm2/mem to four single-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F:W1 5A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed double-precision floating-point values in zmm2/m512/m64bcst to eight single-precision floating-point values in ymm1 with writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts two, four or eight packed double-precision floating-point values in the source operand (second operand) to two, four or eight packed single-precision floating-point values in the destination operand (first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits.

EVEX encoded versions: The source operand is a ZMM/XMM/YMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a YMM/XMM/YMM (low 64-bits) register conditionally updated with writemask k1. The upper bits (MAX_VL-1:256/128/64) of the corresponding destination are zeroed.

VEX.256 encoded version: The source operand is a YMM register or 256-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The source operand is an XMM register or 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:64) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. Bits[127:64] of the destination XMM register are zeroed. However, the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
Operation

**VCVTPD2PS (EVEX encoded version) when src operand is a register**

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

IF \((VL = 512)\) AND \((EVEX.b = 1)\)

THEN

\[\text{SET_RM(EVEX.RC)};\]

ELSE

\[\text{SET_RM(MXCSR.RM)};\]

FI;

FOR \(j \leftarrow 0\) TO \(KL-1\)

\(i \leftarrow j \times 32\)

\(k \leftarrow j \times 64\)

IF \(k1[j]\) OR *no writemask*

THEN

\[\text{DEST}[i+31:i] \leftarrow \text{Convert_Double_Precision_Floating_Point_To_Single_Precision_Floating_Point(SRC}[k+63:k])\]

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST*[i+31:i] remains unchanged*

ELSE ; zeroing-masking

\[\text{DEST}[i+31:i] \leftarrow 0\]

FI

FI;

ENDFOR

\[\text{DEST[MAX_VL-1:VL/2]} \leftarrow 0\]
VCVTPD2PS (EVEX encoded version) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j] OR *no writemask*
  THEN
    IF (EVEX.b = 1)
    THEN
      DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Single_Precision_Floating_Point(SRC[63:0])
    ELSE
      DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Single_Precision_Floating_Point(SRC[k+63:k])
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged* ; zeroing-masking
    ELSE
      DEST[i+31:i] ← 0
    FI
  FI
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

VCVTPD2PS (VEX.256 encoded version)
DEST[31:0] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[127:64])
DEST[95:64] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[191:128])
DEST[127:96] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[255:192])
DEST[MAX_VL-1:128] ← 0

VCVTPD2PS (VEX.128 encoded version)
DEST[31:0] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[127:64])
DEST[MAX_VL-1:64] ← 0

CVTPD2PS (128-bit Legacy SSE version)
DEST[31:0] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[63:0])
DEST[63:32] ← Convert_Double_Precision_to_Single_Precision_Floating_Point(SRC[127:64])
DEST[127:64] ← 0
DEST[MAX_VL-1:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCVTPD2PS __m256 _mm512_cvtpd_ps(__m512 d a);
VCVTPD2PS __m256 _mm512_mask_cvtpd_ps(__m256 s, __mmask8 k, __m512 d a);
VCVTPD2PS __m256 _mm512_maskz_cvtpd_ps(__m512 d a, int r);
VCVTPD2PS __m256 _mm512_maskz_cvtpd_ps(__m512 d a, int r);
VCVTPD2PS __m128 _mm256_maskz_cvtpd_ps(__m256 s, __mmask8 k, __m256 d a);
VCVTPD2PS __m128 _mm256_maskz_cvtpd_ps(__m256 s, __mmask8 k, __m256 d a);
VCVTPD2PS __m128 _mm256_maskz_cvtpd_ps(__m256 s, __mmask8 k, __m256 d a);
VCVTPD2PS __m128 _mm256_maskz_cvtpd_ps(__m256 s, __mmask8 k, __m256 d a);
CVTPD2PS __m128 __mm_cvtpd_ps (__m128d a)

**SIMD Floating-Point Exceptions**
Invalid, Precision, Underflow, Overflow, Denormal

**Other Exceptions**
VEX-encoded instructions, see Exceptions Type 2;
EVEX-encoded instructions, see Exceptions Type E2.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
VCVTPD2QQ—Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W1 7B /r VCVTPD2QQ xmm1 (k1)[z], xmm2/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert two packed double-precision floating-point values from xmm2/m128/m64bcst to two packed quadword integers in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F.W1 7B /r VCVTPD2QQ ymm1 (k1)[z], ymm2/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert four packed double-precision floating-point values from ymm2/m256/m64bcst to four packed quadword integers in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F.W1 7B /r VCVTPD2QQ zmm1 (k1)[z], zmm2/m512/m64bcst[er]</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed double-precision floating-point values from zmm2/m512/m64bcst to eight packed quadword integers in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts packed double-precision floating-point values in the source operand (second operand) to packed quadword integers in the destination operand (first operand).

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operation is a ZMM/YMM/XMM register conditionally updated with writemask k1.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value ($2^{w-1}$, where $w$ represents the number of bits in the destination format) is returned.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VCVTPD2QQ (EVEX encoded version) when src operand is a register

$(KL, VL) = (2, 128), (4, 256), (8, 512)$

IF $(VL == 512) AND (EVEX.b == 1)$

THEN

    SET_RM(EVEX.RC);

ELSE

    SET_RM(MXCSR.RM);

FI;

FOR $j \leftarrow 0$ TO $KL-1$

  $i \leftarrow j \times 64$

  IF $k1[j]$ OR *no writemask*

  THEN DEST[i+63:i] $\leftarrow$

      Convert_Double_Precision_Floating_Point_To_QuadInteger(SRC[i+63:i])

  ELSE

      IF *merging-masking* ; merging-masking

      THEN *DEST[i+63:i] remains unchanged*

      ELSE ; zeroing-masking

      FI;

$5-114$ Ref. # 319433-023
DEST[i+63:i] ← 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTPD2QQ (EVEX encoded version) when src operand is a memory source

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b == 1)
        THEN
          DEST[i+63:i] ← Convert_Double_Precision_Floating_Point_To_QuadInteger(SRC[63:0])
        ELSE
          DEST[i+63:i] ← Convert_Double_Precision_Floating_Point_To_QuadInteger(SRC[i+63:i])
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
      FI
    FI;
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPD2QQ __m512i _mm512_cvtpd_epi64(__m512d a);
VCVTPD2QQ __m512i _mm512_mask_cvtpd_epi64(__m512i s, __mmask8 k, __m512d a);
VCVTPD2QQ __m512i _mm512_maskz_cvtpd_epi64(__mmask8 k, __m512d a);
VCVTPD2QQ __m512i _mm512_cvt_roundpd_epi64(__m512d a, int r);
VCVTPD2QQ __m512i _mm512_mask_cvt_roundpd_epi64(__mmask8 k, __m512d a, int r);
VCVTPD2QQ __m256i _mm256_cvtpd_epi64(__m256d src);
VCVTPD2QQ __m128i _mm_cvtpd_epi64(__m128d src);

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E2

#UD IF EVEX.vvvv != 1111B.
VCVTPD2UDQ—Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Converts packed double-precision floating-point values in the source operand (the second operand) to packed unsigned doubleword integers in the destination operand (the first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value \(2^w - 1\) is returned, where \(w\) represents the number of bits in the destination format.

The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask \(k_1\). The upper bits (MAX_VL-1:256) of the corresponding destination are zeroed.

### Operation

**VCVTPD2UDQ (EVEX encoded versions) when src2 operand is a register**

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

*IF \((VL = 512) \text{ AND } (EVEX.b = 1)\)*

\(\text{THEN}\)

\(\text{SET_RM}(EVEX.RC);\)

\(\text{ELSE}\)

\(\text{SET_RM}(MXCSR.RM);\)

\(\text{FI};\)

*FOR* \(j \leftarrow 0 \text{ TO } KL-1\)

\(i \leftarrow j \times 32\)

\(k \leftarrow j \times 64\)

*IF* \(k1[j] \text{ OR } *\text{no writemask}*\)

\(\text{THEN}\)

\(\text{DEST}[:31:i] \leftarrow \text{Convert_Double_Precision_Floating_Point_To_UInteger}(\text{SRC}[k+63:k])\)

\(\text{ELSE}\)


IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged*
ELSE ; zeroing-masking
    DEST[i+31:i] ← 0
FI
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

VCVTPD2UDQ (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
i ← j * 32
k ← j * 64
IF k1[j] OR *no writemask*
    THEN
        IF (EVEX.b = 1)
            THEN
                DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_UInteger(SRC[63:0])
            ELSE
                DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_UInteger(SRC[k+63:k])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI
    ENDIF
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPD2UDQ __m256i _mm512_cvtpd_epu32( __m512d a);
VCVTPD2UDQ __m256i _mm512_mask_cvtpd_epu32( __m256i s, __mmask8 k, __m512d a);
VCVTPD2UDQ __m256i _mm512_maskz_cvtpd_epu32( __mmask8 k, __m512d a);
VCVTPD2UDQ __m256i _mm512_cvt_roundpd_epu32( __m512d a, int r);
VCVTPD2UDQ __m256i _mm512_mask_cvt_roundpd_epi32( __m256i s, __mmask8 k, __m512d a, int r);
VCVTPD2UDQ __m256i _mm512_maskz_cvt_roundpd_epi32( __mmask8 k, __m512d a);

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2.
#UD If EVEX.vvvv != 1111B.
VCVTPD2UQQ—Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W1 79 /r VCVTPD2UQQ xmm1 [k1][z], xmm2/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512DQ</td>
<td>Convert two packed double-precision floating-point values from xmm2/mem to two packed unsigned quadword integers in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F.W1 79 /r VCVTPD2UQQ ymm1 [k1][z], ymm2/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512DQ</td>
<td>Convert four packed double-precision floating-point values from ymm2/mem to four packed unsigned quadword integers in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F.W1 79 /r VCVTPD2UQQ zmm1 [k1][z], zmm2/m512/m64bcst{er}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed double-precision floating-point values from zmm2/mem to eight packed unsigned quadword integers in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts packed double-precision floating-point values in the source operand (second operand) to packed unsigned quadword integers in the destination operand (first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value $2^w - 1$ is returned, where w represents the number of bits in the destination format.

The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operation is a ZMM/YMM/XMM register conditionally updated with writemask k1.

EVEVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VCVTPD2UQQ (EVEX encoded versions) when src operand is a register**

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL == 512) AND (EVEX.b == 1)

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);
FI;

FOR j ← 0 TO KL-1
i ← j * 64
IF k1[j] OR *no writemask*

THEN DEST[i+63:j] ← Convert_Double_Precision_Floating_Point_To_UQuadInteger(SRC[i+63:j])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:j] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTDP2UQQ (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
      THEN
        IF (EVEX.b == 1)
            THEN
                DEST[i+63:i] ← Convert_Double_Precision_Floating_Point_To_UQuadInteger(SRC[63:0])
            ELSE
                DEST[i+63:i] ← Convert_Double_Precision_Floating_Point_To_UQuadInteger(SRC[i+63:i])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
        FI
      FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTDP2UQQ __m512i _mm512_cvtpd_epu64(__m512d a);
VCVTDP2UQQ __m512i _mm512_mask_cvtpd_epu64(__m512i s, __mmask8 k, __m512d a);
VCVTDP2UQQ __m512i _mm512_maskz_cvtpd_epu64(__mmask8 k, __m512d a);
VCVTDP2UQQ __m512i _mm512_cvt_roundpd_epu64(__m512d a, int r);
VCVTDP2UQQ __m512i _mm512_mask_cvt_roundpd_epu64(__m512i s, __mmask8 k, __m512d a, int r);
VCVTDP2UQQ __m256i _mm256_mask_cvtpd_epu64(__m256i s, __mmask8 k, __m256d a);
VCVTDP2UQQ __m256i _mm256_masks_cvtpd_epu64(__mmask8 k, __m256d a);
VCVTDP2UQQ __m128i _mm_mask_cvtpd_epu64(__m128i s, __mmask8 k, __m128d a);
VCVTDP2UQQ __m128i _mm_maskz_cvtpd_epu64(__mmask8 k, __m128d a);
VCVTDP2UQQ __m256i _mm256_cvtpd_epu64(__m256d src);
VCVTDP2UQQ __m128i _mm_cvtpd_epu64(__m128d src)

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2
#UD If EVEX.vvvv != 1111B.
**VCVTPH2PS—Convert 16-bit FP values to Single-Precision FP values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.128.66.0F38.W0 1313 /r</td>
<td>RM</td>
<td>V/V</td>
<td>F16C</td>
<td>Convert four packed half precision (16-bit) floating-point values in xmm2/m64 to packed single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTPH2PS xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.W0 1313 /r</td>
<td>RM</td>
<td>V/V</td>
<td>F16C</td>
<td>Convert eight packed half precision (16-bit) floating-point values in xmm2/m128 to packed single-precision floating-point value in ymm1.</td>
</tr>
<tr>
<td>VCVTPH2PS ymm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 1313 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert four packed half precision (16-bit) floating-point values in xmm2/m64 to packed single-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VCVTPH2PS xmm1 {k1}(z), xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 1313 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert eight packed half precision (16-bit) floating-point values in xmm2/m128 to packed single-precision floating-point values in ymm1.</td>
</tr>
<tr>
<td>VCVTPH2PS ymm1 {k1}(z), xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 1313 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert sixteen packed half precision (16-bit) floating-point values in ymm2/m256 to packed single-precision floating-point values in zmm1.</td>
</tr>
<tr>
<td>VCVTPH2PS zmm1 {k1}(z), ymm2/m256 {sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>HVM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts packed half precision (16-bits) floating-point values in the low-order bits of the source operand (the second operand) to packed single-precision floating-point values and writes the converted values into the destination operand (the first operand).

If case of a denormal operand, the correct normal result is returned. MXCSR.DAZ is ignored and is treated as if it 0. No denormal exception is reported on MXCSR.

**VEX.128 version:** The source operand is a XMM register or 64-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

**VEX.256 version:** The source operand is a XMM register or 128-bit memory location. The destination operand is a YMM register. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

**EVEX encoded versions:** The source operand is a YMM/XMM/XMM (low 64-bits) register or a 256/128/64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

The diagram below illustrates how data is converted from four packed half precision (in 64 bits) to four single precision (in 128 bits) FP values.

**Note:** VEX.vvvv and EVEX.vvvv are reserved (must be 1111b).
Operation

vCvt_h2s(SRC1[15:0])
{
    RETURN Cvt_Half_Precision_To_Single_Precision(SRC1[15:0]);
}

VCVTPH2PS (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    k ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← vCvt_h2s(SRC[k+15:k])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+31:i] ← 0
        FI
    FI
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VCVTPH2PS (VEX.256 encoded version)

DEST[31:0] ← vCvt_h2s(SRC1[15:0]);
DEST[63:32] ← vCvt_h2s(SRC1[31:16]);
DEST[95:64] ← vCvt_h2s(SRC1[47:32]);
DEST[127:96] ← vCvt_h2s(SRC1[63:48]);
DEST[159:128] ← vCvt_h2s(SRC1[79:64]);
DEST[191:160] ← vCvt_h2s(SRC1[95:80]);
DEST[223:192] ← vCvt_h2s(SRC1[111:96]);
DEST[255:224] ← vCvt_h2s(SRC1[127:112]);
DEST[MAX_VL-1:256] ← 0
VCVTPH2PS (VEX.128 encoded version)

\[
\text{DEST}[31:0] \leftarrow \text{vCvt\_h2s(SRC1[15:0])};
\]
\[
\text{DEST}[63:32] \leftarrow \text{vCvt\_h2s(SRC1[31:16])};
\]
\[
\text{DEST}[95:64] \leftarrow \text{vCvt\_h2s(SRC1[47:32])};
\]
\[
\text{DEST}[127:96] \leftarrow \text{vCvt\_h2s(SRC1[63:48])};
\]
\[
\text{DEST}[\text{MAX\_VL}-1:128] \leftarrow 0
\]

Flags Affected

None

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPH2PS __m512 _mm512_cvtph_ps(__m256i a);
VCVTPH2PS __m512 _mm512_mask_cvtph_ps(__m512 s, __mmask16 k, __m256i a);
VCVTPH2PS __m512 _mm512_maskz_cvtph_ps(__mmask16 k, __m256i a);
VCVTPH2PS __m512 _mm512_cvt_roundph_ps(__m256i a, int sae);
VCVTPH2PS __m512 _mm512_mask_cvt_roundph_ps(__m512 s, __mmask16 k, __m256i a, int sae);
VCVTPH2PS __m512 _mm512_maskz_cvt_roundph_ps(__mmask16 k, __m256i a, int sae);
VCVTPH2PS __m256 _mm256_cvtph_ps(__m128i a);
VCVTPH2PS __m256 _mm256_mask_cvtph_ps(__mmask8 k, __m128i a);
VCVTPH2PS __m256 _mm256_maskz_cvtph_ps(__mmask8 k, __m128i a);
VCVTPH2PS __m256 _mm256_cvtph_ps (__m128i m1);

SIMD Floating-Point Exceptions

Invalid

Other Exceptions

VEX-encoded instructions, see Exceptions Type 11 (do not report #AC);
EVEX-encoded instructions, see Exceptions Type E11.

#UD If VEX.W=1.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
VCVTPS2PH—Convert Single-Precision FP value to 16-bit FP value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.128.66.0F3A.W0 1D 1D/r lb</td>
<td>MRI</td>
<td>V/V</td>
<td>F16C</td>
<td>Convert four packed single-precision floating-point values in xmm2 to packed half-precision (16-bit) floating-point values in xmm1/m64. Imm8 provides rounding controls.</td>
</tr>
<tr>
<td>VCVTPS2PH xmm1/m64, xmm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F3A.W0 1D1D /r lb</td>
<td>MRI</td>
<td>V/V</td>
<td>F16C</td>
<td>Convert eight packed single-precision floating-point values in ymm2 to packed half-precision (16-bit) floating-point values in xmm1/m128. Imm8 provides rounding controls.</td>
</tr>
<tr>
<td>VCVTPS2PH xmm1/m128, ymm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.W0 1D1D /r lb</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert four packed single-precision floating-point values in xmm2 to packed half-precision (16-bit) floating-point values in xmm1/m64. Imm8 provides rounding controls.</td>
</tr>
<tr>
<td>VCVTPS2PH xmm1/m64 [k1][z], xmm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 1D1D /r lb</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert eight packed single-precision floating-point values in ymm2 to packed half-precision (16-bit) floating-point values in xmm1/m128. Imm8 provides rounding controls.</td>
</tr>
<tr>
<td>VCVTPS2PH xmm1/m128 [k1][z], ymm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 1D1D /r lb</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert sixteen packed single-precision floating-point values in zmm2 to packed half-precision (16-bit) floating-point values in ymm1/m256. Imm8 provides rounding controls.</td>
</tr>
<tr>
<td>VCVTPS2PH ymm1/m256 [k1][z], zmm2{sae}, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRI</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>HVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Convert packed single-precision floating values in the source operand to half-precision (16-bit) floating-point values and store to the destination operand. The rounding mode is specified using the immediate field (imm8).

Underflow results (i.e. tiny results) are converted to denormals. MXCSR.FTZ is ignored. If a source element is denormal relative to the input format with DM masked and at least one of PM or UM unmasked; a SIMD exception will be raised with DE, UE and PE set.

Figure 5-15. VCVTPS2PH (128-bit Version)
The immediate byte defines several bit fields that control rounding operation. The effect and encoding of the RC field are listed in Table 5-12.

### Table 5-12. Immediate Byte Encoding for 16-bit Floating-Point Conversion Instructions

<table>
<thead>
<tr>
<th>Bits</th>
<th>Field Name/value</th>
<th>Description</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Imm[1:0]</td>
<td>RC=00B</td>
<td>Round to nearest even</td>
<td>If imm[2] = 0</td>
</tr>
<tr>
<td></td>
<td>RC=01B</td>
<td>Round down</td>
<td></td>
</tr>
<tr>
<td></td>
<td>RC=10B</td>
<td>Round up</td>
<td></td>
</tr>
<tr>
<td></td>
<td>RC=11B</td>
<td>Truncate</td>
<td></td>
</tr>
<tr>
<td>Imm[2]</td>
<td>MS1=0</td>
<td>Use imm[1:0] for rounding</td>
<td>Ignore MXCSR.RC</td>
</tr>
<tr>
<td></td>
<td>MS1=1</td>
<td>Use MXCSR.RC for rounding</td>
<td></td>
</tr>
<tr>
<td>Imm[7:3]</td>
<td>Ignored</td>
<td>Ignored by processor</td>
<td></td>
</tr>
</tbody>
</table>

VEX.128 version: The source operand is a XMM register. The destination operand is a XMM register or 64-bit memory location. If the destination operand is a register then the upper bits (MAX_VL-1:64) of corresponding register are zeroed.

VEX.256 version: The source operand is a YMM register. The destination operand is a XMM register or 128-bit memory location. If the destination operand is a register, the upper bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

Note: VEX.vvvv and EVEX.vvvv are reserved (must be 1111b).

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register. The destination operand is a YMM/XMM/XMM (low 64-bits) register or a 256/128/64-bit memory location, conditionally updated with writemask k1. Bits (MAX_VL-1:256/128/64) of the corresponding destination register are zeroed.

**Operation**

```
vCvt_s2h(SRC1[31:0])
{
  IF Imm[2] = 0 THEN ; using Imm[1:0] for rounding control, see Table 5-12
    RETURN Cvt_Single_Precision_To_Half_Precision_FP_Imm(SRC1[31:0]);
  ELSE ; using MXCSR.RC for rounding
    RETURN Cvt_Single_Precision_To_Half_Precision_FP_Mxcsr(SRC1[31:0]);
  FI;
}
```

**VCVTPS2PH (EVEX encoded versions) when dest is a register**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  k ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:j] ← vCvt_s2h(SRC[k+31:k])
    ELSE ; merging-masking
      IF *merging-masking*
        THEN *DEST[i+15:j] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+15:j] ← 0
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0
VCVTPS2PH (EVEX encoded versions) when dest is memory

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  k ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:i] ← vCvt_s2h(SRC[k+31:k])
    ELSE
      *DEST[i+15:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

VCVTPS2PH (VEX.256 encoded version)

DEST[15:0] ← vCvt_s2h(SRC[31:0]);
DEST[31:16] ← vCvt_s2h(SRC[63:32]);
DEST[47:32] ← vCvt_s2h(SRC[95:64]);
DEST[63:48] ← vCvt_s2h(SRC[127:96]);
DEST[79:64] ← vCvt_s2h(SRC[159:128]);
DEST[95:80] ← vCvt_s2h(SRC[191:160]);
DEST[111:96] ← vCvt_s2h(SRC[223:192]);
DEST[127:112] ← vCvt_s2h(SRC[255:224]);
DEST[MAX_VL-1:128] ← 0

VCVTPS2PH (VEX.128 encoded version)

DEST[15:0] ← vCvt_s2h(SRC[31:0]);
DEST[31:16] ← vCvt_s2h(SRC[63:32]);
DEST[47:32] ← vCvt_s2h(SRC[95:64]);
DEST[63:48] ← vCvt_s2h(SRC[127:96]);
DEST[MAX_VL-1:64] ← 0

Flags Affected

None

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPS2PH __m256i _mm512_cvtps_ph(__m512 a);
VCVTPS2PH __m256i _mm512_mask_cvtps_ph(__m512 s, __mmask16 k, __m512 a);
VCVTPS2PH __m256i _mm512_maskz_cvtps_ph(__mmask16 k, __m512 a);
VCVTPS2PH __m256i _mm512_cvt_roundps_ph(__m512 a, const int imm);
VCVTPS2PH __m256i _mm512_roundps_ph(__m256 s, __mmask16 k, __m512 a, const int imm);
VCVTPS2PH __m256i _mm512_maskz_cvt_roundps_ph(__mmask16 k, __m512 a, const int imm);
VCVTPS2PH __m128i _mm256_cvtps_ph(__m256 m1, const int imm);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__m256 m1, const int imm);
VCVTPS2PH __m128i _mm256_mask_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_maskz_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);
VCVTPS2PH __m128i _mm256_cvt_roundps_ph(__mmask8 k, __m512 a);

SIMD Floating-Point Exceptions

Invalid, Underflow, Overflow, Precision, Denormal (if MXCSR.DAZ=0);

Other Exceptions

VEX-encoded instructions, see Exceptions Type 11 (do not report #AC);
EVEX-encoded instructions, see Exceptions Type E11.

#UD If VEX.W=1.

#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
### CVTPS2DQ—Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert four packed single-precision floating-point values from xmm2/mem to four packed signed doubleword values in xmm1.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1G 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed single-precision floating-point values from xmm2/mem to four packed signed doubleword values in xmm1.</td>
</tr>
<tr>
<td>VEX.256.66.0F:W1G 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert eight packed single-precision floating-point values from ymm2/mem to eight packed signed doubleword values in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed signed doubleword values in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert eight packed single precision floating-point values from ymm2/m256/m32bcst to eight packed signed doubleword values in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert sixteen packed single-precision floating-point values from zmm2/m512/m32bcst to sixteen packed signed doubleword values in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts four, eight or sixteen packed single-precision floating-point values in the source operand to four, eight or sixteen signed doubleword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value $(2^{w-1}$, where $w$ represents the number of bits in the destination format) is returned.

**EVEX encoded versions:** The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The source operand is a YMM register or 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VCVTPS2DQ (encoded versions) when src operand is a register**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1)

THEN

    SET_RM(EVEX.RC);

ELSE

    SET_RM(MXCSR.RM);

FI;

FOR j ← 0 TO KL-1

    i ← j * 32

    IF k1[j] OR *no writemask**

    THEN

        DEST[i+31:i] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[i+31:i])

    ELSE

        IF *merging-masking* ; merging-masking

            THEN *DEST[i+31:i] remains unchanged*

        ELSE ; zeroing-masking

            DEST[i+31:i] ← 0

        FI

    FI;

ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VCVTPS2DQ (EVEX encoded versions) when src operand is a memory source**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO 15

    i ← j * 32

    IF k1[j] OR *no writemask**

    THEN

        IF (EVEX.b = 1)

            THEN

                DEST[i+31:i] ←

                Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0])

            ELSE

                DEST[i+31:i] ←

                Convert_Single_Precision_Floating_Point_To_Integer(SRC[i+31:i])

                FI;

        ELSE

            IF *merging-masking* ; merging-masking

                THEN *DEST[i+31:i] remains unchanged*

            ELSE ; zeroing-masking

                DEST[i+31:i] ← 0

            FI

        FI;

ENDFOR

DEST[MAX_VL-1:VL] ← 0
VCVTPS2DQ (VEX.256 encoded version)
DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0])
DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[63:32])
DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[95:64])
DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[127:96])
DEST[159:128] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[159:128])
DEST[191:160] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[191:160])
DEST[223:192] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[223:192])
DEST[255:224] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[255:224])

VCVTPS2DQ (VEX.128 encoded version)
DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0])
DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[63:32])
DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[95:64])
DEST[MAX_VL-1:128] ← 0

CVTPS2DQ (128-bit Legacy SSE version)
DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0])
DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[63:32])
DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[95:64])
DEST[MAX_VL-1:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCVTPS2DQ __m512i _mm512_cvtps_epi32( __m512 a);
VCVTPS2DQ __m512i _mm512_mask_cvtps_epi32( __m512i s, __mmask16 k, __m512 a);
VCVTPS2DQ __m512i _mm512_maskz_cvtps_epi32( __mmask16 k, __m512 a);
VCVTPS2DQ __m512i _mm512_cvtps_roundps_epi32( __m512 a, int r);
VCVTPS2DQ __m512i _mm512_mask_cvtps_roundps_epi32( __m512i s, __mmask16 k, __m512 a, int r);
VCVTPS2DQ __m512i _mm512_maskz_cvtps_roundps_epi32( __mmask16 k, __m512 a, int r);
VCVTPS2DQ __m256i _mm256_mask_cvtps_epi32( __m256i s, __mmask8 k, __m256 a);
VCVTPS2DQ __m256i _mm256_maskz_cvtps_epi32( __mmask8 k, __m256 a);
VCVTPS2DQ __m128i _mm_mask_cvtps_epi32( __m128i s, __mmask8 k, __m128 a);
VCVTPS2DQ __m128i _mm_maskz_cvtps_epi32( __mmask8 k, __m128 a);
CVTPS2DQ __m128i _mm_cvtps_epi32 ( __m128 a)

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2;
EVEX-encoded instructions, see Exceptions Type E2.

#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
VCVTPS2UDQ—Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUD Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.0F.W0 79 /r VCVTPS2UDQ xmm1 (k1)[z], xmm2/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed unsigned doubleword values in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.0F.W0 79 /r VCVTPS2UDQ ymm1 (k1)[z], ymm2/m256/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert eight packed single precision floating-point values from ymm2/m256/m32bcst to eight packed unsigned doubleword values in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.0F.W0 79 /r VCVTPS2UDQ zmm1 (k1)[z], zmm2/m512/m32bcst{er}</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Convert sixteen packed single-precision floating-point values from zmm2/m512/m32bcst to sixteen packed unsigned doubleword values in zmm1 subject to writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>

Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts sixteen packed single-precision floating-point values in the source operand to sixteen unsigned doubleword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value $2^w - 1$ is returned, where $w$ represents the number of bits in the destination format.

The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VCVTPS2UDQ (EVEX encoded versions) when src operand is a register

$\text{(KL, VL)} = (4, 128), (8, 256), (16, 512)$

IF $(VL = 512) \text{ AND } (EVEX.b = 1)$

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);
FI;

FOR $j \leftarrow 0 \text{ TO } KL-1$

$i \leftarrow j \times 32$

IF k1[j] OR *no writemask*

THEN DEST[i+31:i] $\leftarrow$ Convert_Single_Precision_Floating_Point_To_UInteger(SRC[i+31:i])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+31:i] remains unchanged*
ELSE ; zeroing-masking
    DEST[i+31:i] ← 0
ENDFI

FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTPS2UDQ (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ← Convert_Single_Precision_Floating_Point_To_UInteger(SRC[31:0])
                ELSE
                    DEST[i+31:i] ← Convert_Single_Precision_Floating_Point_To_UInteger(SRC[i+31:i])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTPS2UDQ __m512i _mm512_cvtps_epu32( __m512 a);
VCVTPS2UDQ __m512i _mm512_mask_cvtps_epu32( __m512i s, __mmask16 k, __m512 a);
VCVTPS2UDQ __m512i _mm512_maskz_cvtps_epu32( __mmask16 k, __m512 a);
VCVTPS2UDQ __m512i _mm512_cvt_roundps_epu32( __m512 a, int r);
VCVTPS2UDQ __m512i _mm512_mask_cvt_roundps_epu32( __m512i s, __mmask16 k, __m512 a, int r);
VCVTPS2UDQ __m512i _mm512_maskz_cvt_roundps_epu32( __mmask16 k, __m512 a, int r);
VCVTPS2UDQ __m256i _mm256_cvtps_epu32( __m256d a);
VCVTPS2UDQ __m256i _mm256_mask_cvtps_epu32( __m256i s, __mmask8 k, __m256 a);
VCVTPS2UDQ __m256i _mm256_maskz_cvtps_epu32( __mmask8 k, __m256 a);
VCVTPS2UDQ __m128i _mm_cvt_roundps_epu32( __m128 a);
VCVTPS2UDQ __m128i _mm_mask_cvt_roundps_epu32( __m128i s, __mmask8 k, __m128 a);
VCVTPS2UDQ __m128i _mm_maskz_cvt_roundps_epu32( __mmask8 k, __m128 a);

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2.
#UD If EVEX.vvvv != 1111B.
VCVTPS2QQ—Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W0 7B /r VCVTPS2QQ xmm1 {k1}[z], xmm2/m64/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL, AVX512DQ</td>
<td>Convert two packed single precision floating-point values from xmm2/m64/m32bcst to two packed signed quadword values in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F.W0 7B /r VCVTPS2QQ ymm1 {k1}[z], xmm2/m128/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL, AVX512DQ</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed signed quadword values in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F.W0 7B /r VCVTPS2QQ zmm1 {k1}[z], ymm2/m256/m32bcst{er}</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed single precision floating-point values from ymm2/m256/m32bcst to eight packed signed quadword values in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HV</td>
<td>ModRMreg (w)</td>
<td>ModRMrm (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts eight packed single-precision floating-point values in the source operand to eight signed quadword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value ($2^{w-1}$, where $w$ represents the number of bits in the destination format) is returned.

The source operand is a YMM/XMM/XMM (low 64-bits) register or a 256/128/64-bit memory location. The destination operation is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VCVTPS2QQ (EVEX encoded versions) when src operand is a register

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL == 512) AND (EVEX.b == 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1

i ← j * 64
k ← j * 32

IF k1[i] OR *no writemask* 
    THEN DEST[i+63:i] ← Convert_Single_Precision_To_QuadInteger(SRC[k+31:k])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking

5-132 Ref. # 319433-023
DEST[i+63:i] ← 0
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTPS2QQ (EVEX encoded versions) when src operand is a memory source

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
i ← j * 64
k ← j * 32
IF k1[j] OR *no writemask*
THEN
IF (EVEX.b == 1)
THEN
DEST[i+63:i] ← Convert_Single_Precision_To_QuadInteger(SRC[31:0])
ELSE
DEST[i+63:i] ← Convert_Single_Precision_To_QuadInteger(SRC[k+31:k])
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPS2QQ __m512i _mm512_cvtps_epi64( __m512 a);
VCVTPS2QQ __m512i _mm512_mask_cvtps_epi64( __m512i s, __mmask16 k, __m512 a);
VCVTPS2QQ __m512i _mm512_maskz_cvtps_epi64( __mmask16 k, __m512 a);
VCVTPS2QQ __m512i _mm512_cvt_roundps_epi64( __m512 a, int r);
VCVTPS2QQ __m512i _mm512_mask_cvt_roundps_epi64( __mmask16 k, __m512 a, int r);
VCVTPS2QQ __m256i _mm256_cvtps_epi64( __m256 a);
VCVTPS2QQ __m256i _mm256_mask_cvtps_epi64( __m256i s, __mmask8 k, __m256 a);
VCVTPS2QQ __m256i _mm256_maskz_cvtps_epi64( __mmask8 k, __m256 a);
VCVTPS2QQ __m128i _mm128_cvtps_epi64( __m128 a);
VCVTPS2QQ __m128i _mm128_mask_cvtps_epi64( __m128i s, __mmask8 k, __m128 a);
VCVTPS2QQ __m128i _mm128_maskz_cvtps_epi64( __mmask8 k, __m128 a);

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E3

#UD If EVEX.vvvv != 1111B.
INSTRUCTION SET REFERENCE, A-Z

VCVTPS2UQQ—Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W0 79 /r</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert two packed single precision floating-point values from zmm2/m64/m32bcst to two packed unsigned quadword values in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VCVTPS2UQQ xmm1 (k1)[z], xmm2/m64/m32bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F.W0 79 /r</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed unsigned quadword values in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VCVTPS2UQQ ymm1 (k1)[z], xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F.W0 79 /r</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed single precision floating-point values from xmm2/m256/m32bcst to eight packed unsigned quadword values in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VCVTPS2UQQ zmm1 (k1)[z], ymm2/m256/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts up to eight packed single-precision floating-point values in the source operand to unsigned quadword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value \(2^w - 1\) is returned, where \(w\) represents the number of bits in the destination format.

The source operand is a YMM/XMM/XMM (low 64-bit) register or a 256/128/64-bit memory location. The destination operation is a ZMM/YMM/XMM register conditionally updated with writemask k1.

EVEV.xxx is reserved and must be 1111b otherwise instructions will #UD.

Operation

VCVTPS2UQQ (EVEV encoded versions) when src operand is a register

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL == 512) AND (EVEV.b == 1)

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);
FI;

FOR j ← 0 TO KL-1

i ← j * 64
k ← j * 32

IF k1[j] OR *no writemask*

THEN DEST[i+63:i] ← Convert_Single_Precision_To_UQuadInteger(SRC[k+31:k])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] \leftarrow 0

FI;
ENDFOR
DEST[MAX_VL-1:VL] \leftarrow 0

**VCVTPS2UQQ (EVEX encoded versions) when src operand is a memory source**

 KL, VL = (2, 128), (4, 256), (8, 512)

FOR j \leftarrow 0 TO KL-1
  i \leftarrow j * 64
  k \leftarrow j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b == 1)
        THEN
          DEST[i+63:i] \leftarrow Convert_Single_Precision_To_UQuadInteger(SRC[31:0])
        ELSE
          DEST[i+63:i] \leftarrow Convert_Single_Precision_To_UQuadInteger(SRC[k+31:k])
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] \leftarrow 0
      FI
    FI
  FI;
ENDFOR

DEST[MAX_VL-1:VL] \leftarrow 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VCVTPS2UQQ __m512i _mm512_cvtps_epu64(__m512 a);
VCVTPS2UQQ __m512i _mm512_mask_cvtps_epu64(__m512i s, __mmask16 k, __m512 a);
VCVTPS2UQQ __m512i _mm512_maskz_cvtps_epu64(__mmask16 k, __m512 a);
VCVTPS2UQQ __m512i _mm512_cvtrounds_epi64(__m512 a, int r);
VCVTPS2UQQ __m512i _mm512_mask_cvtrounds_epi64(__m512i s, __mmask16 k, __m512 a, int r);
VCVTPS2UQQ __m512i _mm512_maskz_cvtrounds_epi64(__mmask16 k, __m512 a, int r);
VCVTPS2UQQ __m256i _mm256_cvtps_epu64(__m256 a);
VCVTPS2UQQ __m256i _mm256_mask_cvtps_epu64(__m256i s, __mmask8 k, __m256 a);
VCVTPS2UQQ __m256i _mm256_maskz_cvtps_epu64(__mmask8 k, __m256 a);
VCVTPS2UQQ __m128i _mm_cvtps_epu64(__m128 a);
VCVTPS2UQQ __m128i _mm_mask_cvtps_epu64(__m128i s, __mmask8 k, __m128 a);
VCVTPS2UQQ __m128i _mm_maskz_cvtps_epu64(__mmask8 k, __m128 a);

**SIMD Floating-Point Exceptions**

Invalid, Precision

**Other Exceptions**

EVEX-encoded instructions, see Exceptions Type E3

#UD If EVEX.vvvv != 1111B.
CVTPS2PD—Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 5A /r CVTPS2PD xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert two packed single-precision floating-point values in xmm2/m64 to two packed double-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VEX.128.0F.WIG 5A /r VCVTPS2PD xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert two packed single-precision floating-point values in xmm2/m64 to two packed double-precision floating-point values in xmm1.</td>
</tr>
<tr>
<td>VEX.256.0F.WIG 5A /r VCVTPS2PD ymm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed single-precision floating-point values in xmm2/m128 to four packed double-precision floating-point values in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.0F.W0 5A /r VCVTPS2PD xmm1 {k1}{z}, xmm2/m64/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Convert two packed single-precision floating-point values in xmm2/m64/m32bcst to packed double-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F.W0 5A /r VCVTPS2PD ymm1 {k1}{z}, xmm2/m128/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed single-precision floating-point values in xmm2/m128/m32bcst to packed double-precision floating-point values in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F.W0 5A /r VCVTPS2PD zmm1 {k1}{z}, ymm2/m256/m32bcst{sae}</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed single-precision floating-point values in ymm2/m256/m32bcst to eight packed double-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>HV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts two, four or eight packed single-precision floating-point values in the source operand (second operand) to two, four or eight packed double-precision floating-point values in the destination operand (first operand).

**EVEX encoded versions:** The source operand is a YMM/XMM/XMM (low 64-bits) register, a 256/128/64-bit memory location or a 256/128/64-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The source operand is an XMM register or 128- bit memory location. The destination operand is a YMM/XMM register.

**VEX.128 encoded version:** The source operand is an XMM register or 64- bit memory location. The destination operand is an XMM register.

**128-bit Legacy SSE version:** The source operand is an XMM register or 64- bit memory location. The destination operand is an XMM register.

**Note:** VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
**Operation**

**VCVTPS2PD (EVEX encoded versions) when src operand is a register**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    k ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[k+31:k])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
            FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VCVTPS2PD (EVEX encoded versions) when src operand is a memory source**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    k ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+63:i] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
                    ELSE
                        DEST[i+63:i] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[k+31:k])
                FI;
            ELSE

Figure 5-16. CVTPS2PD (VEX.256 encoded version)
IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
    FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTPS2PD (VEX.256 encoded version)
DEST[63:0] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[191:128] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[95:64])
DEST[255:192] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[127:96])
DEST[MAX_VL-1:256] ← 0

VCVTPS2PD (VEX.128 encoded version)
DEST[63:0] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[MAX_VL-1:128] ← 0

CVTPS2PD (128-bit Legacy SSE version)
DEST[63:0] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[MAX_VL-1:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCVTPS2PD __m512d _mm512_cvtps_pd( __m256 a);
VCVTPS2PD __m512d _mm512_mask_cvtps_pd( __m512d s, __mmask8 k, __m256 a);
VCVTPS2PD __m512d _mm512_maskz_cvtps_pd( __mmask8 k, __m256 a);
VCVTPS2PD __m512d _mm512_cvt_roundps_pd( __m256 a, int sae);
VCVTPS2PD __m512d _mm512_mask_cvt_roundps_pd( __mmask8 k, __m256 a, int sae);
VCVTPS2PD __m512d _mm512_maskz_cvt_roundps_pd( __mmask8 k, __m256 a);
VCVTPS2PD __m512d _mm512_cvtps_pd( __m128 a);
CVTPS2PD __m128d _mm_cvtps_pd( __m128 a)

SIMD Floating-Point Exceptions
Invalid, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3;
EVEX-encoded instructions, see Exceptions Type E3.
#UD If VEX.vvv != 1111B or EVEX.vvv != 1111B.
VCVTQQ2PD—Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F.W1 E6 /r VCVTQQ2PD xmm1[k1][z], xmm2/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert two packed quadword integers from xmm2/m128/m64bcst to packed double-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F.W1 E6 /r VCVTQQ2PD ymm1[k1][z], ymm2/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert four packed quadword integers from ymm2/m256/m64bcst to packed double-precision floating-point values in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F.W1 E6 /r VCVTQQ2PD zmm1[k1][z], zmm2/m512/m64bcst{er}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed quadword integers from zmm2/m512/m64bcst to eight packed double-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

Description

Converts packed quadword integers in the source operand (second operand) to packed double-precision floating-point values in the destination operand (first operand).

The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operation is a ZMM/YMM/XMM register conditionally updated with writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VCVTQQ2PD (EVEX2 encoded versions) when src operand is a register

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL == 512) AND (EVEX.b == 1)
   THEN
      SET_RM(EVEX.RC);
   ELSE
      SET_RM(MXCSR.RM);
   FI;

FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask*
      THEN DEST[i+63:i] ← Convert_QuadInteger_To_Double_Precision_Floating_Point(SRC[i+63:i])
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
               DEST[i+63:i] ← 0
         FI
   FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTQ2PD (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b == 1)
                THEN
                    DEST[i+63:i] ← Convert_QuadInteger_To_Double_Precision_Floating_Point(SRC[63:0])
                ELSE
                    DEST[i+63:i] ← Convert_QuadInteger_To_Double_Precision_Floating_Point(SRC[i+63:i])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
                FI
            FI
        ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTQ2PD __m512d _mm512_cvtepi64_pd( __m512i a);
VCVTQ2PD __m512d _mm512_mask_cvtepi64_pd( __m512d s, __mmask16 k, __m512i a);
VCVTQ2PD __m512d _mm512_maskz_cvtepi64_pd( __mmask16 k, __m512i a);
VCVTQ2PD __m512d _mm512_cvt_roundepi64_pd( __m512i a, int r);
VCVTQ2PD __m512d _mm512_mask_cvtepi64_ps( __m512d s, __mmask8 k, __m512i a, int r);
VCVTQ2PD __m512d _mm512_maskz_cvtepi64_ps( __mmask8 k, __m512i a);
VCVTQ2PD __m256d _mm256_cvtepi64_pd( __m256i a, int r);
VCVTQ2PD __m256d _mm256_mask_cvtepi64_pd( __m256d s, __mmask8 k, __m256i a);
VCVTQ2PD __m256d _mm256_maskz_cvtepi64_pd( __mmask8 k, __m256i a);
VCVTQ2PD __m128d _mm_mask_cvtepi64_pd( __m128d s, __mmask8 k, __m128i a);
VCVTQ2PD __m128d _mm_maskz_cvtepi64_pd( __mmask8 k, __m128i a);

SIMD Floating-Point Exceptions
Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2
#UD If EVEX.vvvv != 1111B.
**VCVTQQ2PS—Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.0F.W1 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert two packed quadword integers from xmm2/mem to packed single-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTQQ2PS xmm1 {k1}{z}, xmm2/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.0F.W1 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert four packed quadword integers from ymm2/mem to packed single-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTQQ2PS xmm1 {k1}{z}, ymm2/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.0F.W1 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed quadword integers from zmm2/mem to eight packed single-precision floating-point values in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTQQ2PS ymm1 {k1}{z}, zmm2/m512/m64bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts packed quadword integers in the source operand (second operand) to packed single-precision floating-point values in the destination operand (first operand).

The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operation is a YMM/XMM/XMM (lower 64 bits) register conditionally updated with writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VCVTQQ2PS (EVEX encoded versions) when src operand is a register**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j] OR *no writemask*  
  THEN DEST[k+31:k] ← Convert_QuadInteger_To_Single_Precision_Floating_Point(SRC[i+63:i])  
  ELSE  
    IF *merging-masking* ; merging-masking  
    THEN *DEST[k+31:k] remains unchanged*  
    ELSE ; zeroing-masking  
      DEST[k+31:k] ← 0  
    FI  
  FI;
ENDFOR

DEST[MAX_VL-1:VL/2] ← 0
VCVTQ2PS (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
i ← j * 64
k ← j * 32
IF k1[1] OR *no writemask*
THEN
  IF (EVEX.b == 1)
  THEN
    DEST[k+31:k] ← Convert_QuadInteger_To_Single_Precision_Floatiing_Point(SRC[63:0])
  ELSE
    DEST[k+31:k] ← Convert_QuadInteger_To_Single_Precision_Floatiing_Point(SRC[i+63:i])
    Fi;
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[k+31:k] remains unchanged*
    ELSE ; zeroing-masking
      DEST[k+31:k] ← 0
    Fi
  FI
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTQ2PS __m256 __mm512_cvtepi64_ps( __m512i a);
VCVTQ2PS __m256 __mm512_mask_cvtepi64_ps( __m256 s, __mmask16 k, __m512i a);
VCVTQ2PS __m256 __mm512_maskz_cvtepi64_ps( __mmask16 k, __m512i a);
VCVTQ2PS __m256 __mm512_cvt_roundepi64_ps( __m512i a, int r);
VCVTQ2PS __m256 __mm512_mask_cvt_roundepi64_ps( __m256 s, __mmask8 k, __m512i a, int r);
VCVTQ2PS __m256 __mm512_maskz_cvt_roundepi64_ps( __mmask8 k, __m512i a, int r);
VCVTQ2PS __m128 __mm256_cvtepi64_ps( __m256i a);
VCVTQ2PS __m128 __mm256_mask_cvtepi64_ps( __m256 s, __mmask8 k, __m256i a);
VCVTQ2PS __m128 __mm256_maskz_cvtepi64_ps( __mmask8 k, __m256i a);
VCVTQ2PS __m128 __mm256_cvt_roundepi64_ps( __m256i a);
VCVTQ2PS __m128 __mm256_mask_cvt_roundepi64_ps( __m128 s, __mmask8 k, __m128i a);
VCVTQ2PS __m128 __mm256_maskz_cvt_roundepi64_ps( __mmask8 k, __m128i a);

SIMD Floating-Point Exceptions
Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2
#UD If EVEX.vvvv != 1111B.
## CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 2D 1r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer r32.</td>
</tr>
<tr>
<td>CVTSD2SI r32, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F2 REX.w 0F 2D 1r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>SSE2</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed quadword integer sign-extended into r64.</td>
</tr>
<tr>
<td>CVTSD2SI r64, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F2.0F:W0 2D 1r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer r32.</td>
</tr>
<tr>
<td>VCVTSD2SI r32, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F2.0F:W1 2D 1r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>AVX</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed quadword integer sign-extended into r64.</td>
</tr>
<tr>
<td>VCVTSD2SI r64, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F2.0F:W0 2D 1r</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer r32.</td>
</tr>
<tr>
<td>VCVTSD2SI r32, xmm1/m64{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F2.0F:W1 2D 1r</td>
<td>T1F</td>
<td>V/N.E.</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed quadword integer sign-extended into r64.</td>
</tr>
<tr>
<td>VCVTSD2SI r64, xmm1/m64{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### NOTES:
1. VEX.W1/EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1F</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Converts a double-precision floating-point value in the source operand (the second operand) to a signed doubleword integer in the destination operand (first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

If a converted result exceeds the range limits of signed doubleword integer (in non-64-bit modes or 64-bit mode with REX.W/VEX.W/EVEX.W=0), the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

If a converted result exceeds the range limits of signed quadword integer (in 64-bit mode and REX.W/VEX.W/EVEX.W = 1), the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000_00000000H) is returned.

Legacy SSE instruction: Use of the REX.W prefix promotes the instruction to produce 64-bit data in 64-bit mode. See the summary chart at the beginning of this section for encoding data and limits.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCVTSD2SI is encoded with VEX.L=0. Encoding VCVTSD2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VCVTSD2SI (EVEX encoded version)
IF SRC *is register* AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF 64-Bit Mode and OperandSize = 64
    THEN
        DEST[63:0] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0]);
    ELSE
        DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0]);
    FI

(V)CVTSD2SI
IF 64-Bit Mode and OperandSize = 64
    THEN
        DEST[63:0] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0]);
    ELSE
        DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_Integer(SRC[63:0]);
    FI

Intel C/C++ Compiler Intrinsic Equivalent
VCVTSD2SI int _mm_cvtsd_i32(__m128d);
VCVTSD2SI int _mm_cvtsd_roundsd_i32(__m128d, int r);
VCVTSD2SI __int64 _mm_cvtsd_i64(__m128d);
VCVTSD2SI __int64 _mm_cvtsd_roundsd_i64(__m128d, int r);
CVTSD2SI __int64 _mm_cvtsd_si64(__m128d);
CVTSD2SI int _mm_cvtsd_si32(__m128d a)

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3;
EVEX-encoded instructions, see Exceptions Type E3NF.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
VCVTSD2USI—Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.LIG.F2.0F.W0 79 /r</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one unsigned doubleword integer r32.</td>
</tr>
<tr>
<td>VCVTSD2USI r32, xmm1/m64[er]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F2.0F.W1 79 /r</td>
<td>T1F</td>
<td>V/N.E.(^1)</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one unsigned quadword integer zero-extended into r64.</td>
</tr>
<tr>
<td>VCVTSD2USI r64, xmm1/m64[er]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1F</td>
<td>ModRM:reg(w)</td>
<td>ModRM:r/m(r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**
Converts a double-precision floating-point value in the source operand (the second operand) to an unsigned doubleword integer in the destination operand (the first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value \(2^w - 1\) is returned, where \(w\) represents the number of bits in the destination format.

**Operation**

VCVTSD2USI (EVEX encoded version)

IF (SRC *is register*) AND (EVEX.b = 1)
THEN
  SET_RM(EVEX.RC);
ELSE
  SET_RM(MXCSR.RM);
FI;

IF 64-Bit Mode and OperandSize = 64
THEN
  DEST[63:0] ← Convert_Double_Precision_Floating_Point_To_UInteger(SRC[63:0]);
ELSE
  DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_UInteger(SRC[63:0]);
FI

**Intel C/C++ Compiler Intrinsic Equivalent**

VCVTSD2USI unsigned int _mm_cvtsd_u32(__m128d);
VCVTSD2USI unsigned int _mm_cvtsd_roundsd_u32(__m128d, int r);
VCVTSD2USI unsigned __int64 _mm_cvtsd_u64(__m128d);
VCVTSD2USI unsigned __int64 _mm_cvtsd_roundsd_u64(__m128d, int r);

**SIMD Floating-Point Exceptions**

Invalid, Precision
Other Exceptions
EVEX-encoded instructions, see Exceptions Type E3NF.
CVTSD2SS—Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 5A /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert one double-precision floating-point value in xmm2/m64 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>CVTSD2SS xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F.WIG 5A /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one double-precision floating-point value in xmm3/m64 to one single-precision floating-point value and merge with high bits in xmm2.</td>
</tr>
<tr>
<td>VCVTSD2SS xmm1,xmm2, xmm3/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1 5A /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value in xmm3/m64 to one single-precision floating-point value and merge with high bits in xmm2 under writemask k1.</td>
</tr>
<tr>
<td>VCVTSD2SS xmm1 {k1}[z], xmm2, xmm3/m64{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts a double-precision floating-point value in the “convert-from” source operand (the second operand in SSE2 version, otherwise the third operand) to a single-precision floating-point value in the destination operand.

When the “convert-from” operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register. The result is stored in the low doubleword of the destination operand. When the conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

128-bit Legacy SSE version: The “convert-from” source operand (the second operand) is an XMM register or memory location. Bits (MAX_VL-1:32) of the corresponding destination register remain unchanged. The destination operand is an XMM register.

VEX.128 and EVEX encoded versions: The “convert-from” source operand (the third operand) can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers. Bits (127:32) of the XMM register destination are copied from the corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: the converted result is written to the low doubleword element of the destination under the writemask.

Software should ensure VCVTSD2SS is encoded with VEX.L=0. Encoding VCVTSD2SS with VEX.L=1 may encounter unpredictable behavior across different processor generations.
**Operation**

**VCVTSD2SS (EVEX encoded version)**

IF (SRC2 *is register*) AND (EVEX.b = 1)

THEN

   SET_RM(EVEX.RC);

ELSE

   SET_RM(MXCSR.RM);

FI;

IF k1[0] or *no writemask*

THEN DEST[31:0] \(\leftarrow\) Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC2[63:0]);

ELSE

   IF *merging-masking* ; merging-masking

   THEN *DEST[31:0] remains unchanged*

   ELSE ; zeroing-masking

   THEN DEST[31:0] \(\leftarrow\) 0

FI;

FI;

DEST[127:32] \(\leftarrow\) SRC1[127:32]

DEST[MAX_VL-1:128] \(\leftarrow\) 0

**VCVTSD2SS (VEX.128 encoded version)**

DEST[31:0] \(\leftarrow\) Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC2[63:0]);

DEST[127:32] \(\leftarrow\) SRC1[127:32]

DEST[MAX_VL-1:128] \(\leftarrow\) 0

**CVTSD2SS (128-bit Legacy SSE version)**

DEST[31:0] \(\leftarrow\) Convert_Double_Precision_To_Single_Precision_Floating_Point(SRC[63:0]);

(* DEST[MAX_VL-1:32] Unmodified *)

**Intel C/C++ Compiler Intrinsic Equivalent**

VCVTSD2SS __m128 _mm_mask_cvtsd_ss(__m128 s, __mmask8 k, __m128 a, __m128d b);

VCVTSD2SS __m128 _mm_maskz_cvtsd_ss( __mmask8 k, __m128 a,__m128d b);

VCVTSD2SS __m128 _mm_cvt_roundsd_ss(__m128 a, __m128d b, int r);

VCVTSD2SS __m128 _mm_mask_cvt_roundsd_ss(__m128 s, __mmask8 k, __m128 a, __m128d b, int r);

CVTSD2SS __m128 _mm_maskz_cvt_roundsd_ss( __mmask8 k, __m128 a, __m128d b, int r);

CVTSD2SS __m128_mm_cvtsd_ss(__m128 a, __m128d b)

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 3.

EVEX-encoded instructions, see Exceptions Type E3.
**CVTSD2—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 OF 2A /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert one signed doubleword integer from r32/m32 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>CVTSD2SD xmm1, r32/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F2 REX.w OF 2A /r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>SSE2</td>
<td>Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>CVTSD2SD xmm1, r/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F2.OF.W0 2A /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSD2SD xmm1, xmm2, r/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F2.OF.W1 2A /r</td>
<td>RVM</td>
<td>V/N.E. 1</td>
<td>AVX</td>
<td>Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSD2SD xmm1, xmm2, r/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.OF.W0 2A /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSD2SD xmm1, xmm2, r/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.OF.W1 2A /r</td>
<td>T1S</td>
<td>V/N.E. 1</td>
<td>AVX512F</td>
<td>Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSD2SD xmm1, xmm2, r/m64[er]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. VEX.W1/EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv</td>
<td>VEX:vvvv</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the "convert-from" source operand to a double-precision floating-point value in the destination operand. The result is stored in the low quadword of the destination operand, and the high quadword left unchanged. When conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: Use of the REX.W prefix promotes the instruction to 64-bit operands. The "convert-from" source operand (the second operand) is a general-purpose register or memory location. The destination is an XMM register Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded versions: The "convert-from" source operand (the third operand) can be a general-purpose register or a memory location. The first source and destination operands are XMM registers. Bits (127:64) of the XMM register destination are copied from the corresponding bits in the first source operand.Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX.W0 version: attempt to encode this instruction with EVEX embedded rounding is ignored.

VEX.W1 and EVEX.W1 versions: promotes the instruction to use 64-bit input value in 64-bit mode.

Software should ensure VCVTSD2SD is encoded with VEX.L=0. Encoding VCVTSD2SD with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VCVTIS2SD (EVEX encoded version)
IF (SRC2 *is register*) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF 64-Bit Mode And OperandSize = 64
THEN
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC2[63:0]);
ELSE
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC2[31:0]);
    FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VCVTIS2SD (VEX.128 encoded version)
IF 64-Bit Mode And OperandSize = 64
THEN
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC2[63:0]);
ELSE
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC2[31:0]);
    FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

CVTIS2SD
IF 64-Bit Mode And OperandSize = 64
THEN
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC[63:0]);
ELSE
    DEST[63:0] ← Convert_Integer_To_Double_Precision_Floating_Point(SRC[31:0]);
    FI;
DEST[MAX_VL-1:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCVTIS2SD __m128d _mm_cvti32_sd(__m128d s, int a);
VCVTIS2SD __m128d _mm_cvt_roundi32_sd(__m128d s, int a, int r);
VCVTIS2SD __m128d _mm_cvti64_sd(__m128d s, __int64 a);
VCVTIS2SD __m128d _mm_cvt_roundi64_sd(__m128d s, __int64 a, int r);
CVTIS2SD __m128d __m128d_mm_cvtsi64_sd(__m128d s, __int64 a);
CVTIS2SD __m128d __m128d_mm_cvtsi32_sd(__m128d s, __int64 a, int b)

SIMD Floating-Point Exceptions
Precision

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3 if W1, else Type 5.
EVEX-encoded instructions, see Exceptions Type E3NF if W1, else Type E10NF.
**CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 2A /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>CVTSI2SS xmm1, r/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F3 REX.W 0F 2A /r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>SSE</td>
<td>Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>CVTSI2SS xmm1, r/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F.W0 2A /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSI2SS xmm1, xmm2, r/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F.W1 2A /r</td>
<td>RVM</td>
<td>V/N.E.¹</td>
<td>AVX</td>
<td>Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSI2SS xmm1, xmm2, r/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F.W0 2A /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSI2SS xmm1, xmm2, r/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F.W1 2A /r</td>
<td>T1S</td>
<td>V/N.E.¹</td>
<td>AVX512F</td>
<td>Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTSI2SS xmm1, xmm2, r/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. VEX.W1/EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

---

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the "convert-from" source operand to a single-precision floating-point value in the destination operand (first operand). The "convert-from" source operand can be a general-purpose register or a memory location. The destination operand is an XMM register. The result is stored in the low doubleword of the destination operand, and the upper three doublewords are left unchanged. When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits.

128-bit Legacy SSE version: In 64-bit mode, Use of the REX.W prefix promotes the instruction to use 64-bit input value. The "convert-from" source operand (the second operand) is a general-purpose register or memory location. Bits (MAX_VL:1) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded versions: The "convert-from" source operand (the third operand) can be a general-purpose register or a memory location. The first source and destination operands are XMM registers. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL:1:128) of the destination register are zeroed.

EVEX encoded version: the converted result is written to the low doubleword element of the destination under the writemask.

Software should ensure VCVTSI2SS is encoded with VEX.L=0. Encoding VCVTSI2SS with VEX.L=1 may encounter unpredictable behavior across different processor generations.
**Operation**

VCVTSI2SS (EVEX encoded version)

IF (SRC2 *is register*) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;

IF 64-Bit Mode AndOperandSize = 64
  THEN
    DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:0]);
  ELSE
    DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0]);
  FI;

DEST[MAX_VL-1:128] ← 0

VCVTSI2SS (VEX.128 encoded version)

IF 64-Bit Mode AndOperandSize = 64
  THEN
    DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:0]);
  ELSE
    DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0]);
  FI;

DEST[MAX_VL-1:128] ← 0

CVTSI2SS (128-bit Legacy SSE version)

IF 64-Bit Mode AndOperandSize = 64
  THEN
    DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[63:0]);
  ELSE
    DEST[31:0] ← Convert_Integer_To_Single_Precision_Floating_Point(SRC[31:0]);
  FI;

DEST[MAX_VL-1:32] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VCVTSI2SS __m128 _mm_cvtsi32_ss(__m128 s, int a);
VCVTSI2SS __m128 _mm_cvtsi32_round32_ss(__m128 s, int a, int r);
VCVTSI2SS __m128 _mm_cvtsi64_ss(__m128 s, __int64 a);
VCVTSI2SS __m128 _mm_cvtsi64_round64_ss(__m128 s, __int64 a, int r);
CVTSI2SS __m128 _mm_cvtsi64_ss(__m128 s, __int64 a);
CVTSI2SS __m128 _mm_cvtsi32_ss(__m128 a, int b);

**SIMD Floating-Point Exceptions**

Precision

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3NF.
INSTRUCTION SET REFERENCE, A-Z

CVTSS2SD—Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 5A /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert one single-precision floating-point value in xmm2/m32 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>CVTSS2SD xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F:WIG 5A /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one single-precision floating-point value in xmm3/m32 to one double-precision floating-point value and merge with high bits of xmm2.</td>
</tr>
<tr>
<td>VCVTSS2SD xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F:W0 5A /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value in xmm3/m32 to one double-precision floating-point value and merge with high bits of xmm2 under writemask k1.</td>
</tr>
<tr>
<td>VCVTSS2SD xmm1 [k1][z], xmm2, xmm3/m32{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts a single-precision floating-point value in the “convert-from” source operand to a double-precision floating-point value in the destination operand. When the “convert-from” source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register. The result is stored in the low quadword of the destination operand.

128-bit Legacy SSE version: The “convert-from” source operand (the second operand) is an XMM register or memory location. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged. The destination operand is an XMM register.

VEX.128 and EVEX encoded versions: The “convert-from” source operand (the third operand) can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers. Bits (127:64) of the XMM register destination are copied from the corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

Software should ensure VCVTSS2SD is encoded with VEX.L=0. Encoding VCVTSS2SD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

Operation

VCVTSS2SD (EVEX encoded version)

IF k1[0] or *no writemask*
    THEN DEST[63:0] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC2[31:0]);
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[63:0] remains unchanged*;
    ELSE ; zeroing-masking
        THEN DEST[63:0] = 0
    FI;
FI;

DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

Ref. # 319433-023 5-153
VCVTSS2SD (VEX.128 encoded version)
DEST[63:0] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC2[31:0])
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

CVTSS2SD (128-bit Legacy SSE version)
DEST[63:0] ← Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0]);
DEST[MAX_VL-1:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCVTSS2SD __m128d _mm_cvt_roundss_sd(__m128d a, __m128 b, int r);
VCVTSS2SD __m128d _mm_mask_cvt_roundss_sd(__m128d s, __mmask8 m, __m128d a, __m128 b, int r);
VCVTSS2SD __m128d _mm_maskz_cvt_roundss_sd(__mmask8 k, __m128d a, __m128 a, int r);
VCVTSS2SD __m128d _mm_mask_cvtss_sd(__m128d s, __mmask8 m, __m128d a, __m128 b);
VCVTSS2SD __m128d _mm_maskz_cvtss_sd(__mmask8 m, __m128d a, __m128 b);
CVTSS2SD __m128d _mm_cvtss_sd(__m128d a, __m128 a);

SIMD Floating-Point Exceptions
Invalid, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 2D /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32.</td>
</tr>
<tr>
<td>CVTSS2SI r32, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F3 REX.w 0F 2D /r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>SSE</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64.</td>
</tr>
<tr>
<td>CVTSS2SI r64, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F3.0F:w0 2D /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32.</td>
</tr>
<tr>
<td>CVTSS2SI r32, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F3.0F:w1 2D /r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>AVX</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64.</td>
</tr>
<tr>
<td>CVTSS2SI r64, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F3.0F:w0 2D /r</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32.</td>
</tr>
<tr>
<td>CVTSS2SI r32, xmm1/m32[er]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F3.0F:w1 2D /r</td>
<td>T1F</td>
<td>V/N.E.</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64.</td>
</tr>
<tr>
<td>CVTSS2SI r64, xmm1/m32[er]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. VEX.W1/EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1F</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts a single-precision floating-point value in the source operand (the second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (2\(^{w-1}\), where \(w\) represents the number of bits in the destination format) is returned.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to produce 64-bit data. See the summary chart at the beginning of this section for encoding data and limits.

VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCVTSS2SI is encoded with VEX.L=0. Encoding VCVTSS2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VCVTSS2SI (EVEX encoded version)
IF (SRC *is register*) AND (EVEX.b = 1)
THEN
    SET_RM(EVEX.RC);
ELSE
    SET_RM(MXCSR.RM);
FI;
IF 64-bit Mode and OperandSize = 64
THEN
    DEST[63:0] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0]);
ELSE
    DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0]);
FI;

(V)CVTSS2SI (Legacy and VEX.128 encoded version)
IF 64-bit Mode and OperandSize = 64
THEN
    DEST[63:0] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0]);
ELSE
    DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer(SRC[31:0]);
FI;

Intel C/C++ Compiler Intrinsic Equivalent

VCVTSS2SI int _mm_cvtss_i32(__m128 a);
VCVTSS2SI int _mm_cvt_roundss_i32(__m128 a, int r);
VCVTSS2SI __int64 _mm_cvtss_i64(__m128 a);
VCVTSS2SI __int64 _mm_cvt_roundss_i64(__m128 a, int r);

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instructions, see Exceptions Type E3NF.
VCVTSS2USI—Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.LIG.F3.0Fw0 79 /r</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one unsigned doubleword integer in r32.</td>
</tr>
<tr>
<td>VCVTSS2USI r32, xmm1/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F3.0Fw1 79 /r</td>
<td>T1F</td>
<td>V/N.E.1</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one unsigned quadword integer in r64.</td>
</tr>
<tr>
<td>VCVTSS2USI r64, xmm1/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1F</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts a single-precision floating-point value in the source operand (the second operand) to an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value \( 2^w - 1 \) is returned, where \( w \) represents the number of bits in the destination format.

VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Operation

VCVTSS2USI (EVEX encoded version)

IF (SRC *is register*) AND (EVEX.b = 1)
THEN
SET_RM(EVEX.RC);
ELSE
SET_RM(MXCSR.RM);
FI;

IF 64-bit Mode and OperandSize = 64
THEN
DEST[63:0] ← Convert_Single_Precision_Floating_Point_To_UInteger(SRC[31:0]);
ELSE
DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_UInteger(SRC[31:0]);
FI;

Intel C/C++ Compiler Intrinsic Equivalent

VCVTSS2USI unsigned _mm_cvtss_u32( __m128 a);
VCVTSS2USI unsigned _mm_cvt_roundss_u32( __m128 a, int r);
VCVTSS2USI unsigned __int64 _mm_cvtss_u64( __m128 a);
VCVTSS2USI unsigned __int64 _mm_cvt_roundss_u64( __m128 a, int r);
SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E3NF.
CVTTPD2DQ—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F E6 /r CVTTPD2DQ xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert two packed double-precision floating-point values in xmm2/mem to two signed doubleword integers in xmm1 using truncation.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1G E6 /r VCVTTPD2DQ xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert two packed double-precision floating-point values in xmm2/mem to two signed doubleword integers in xmm1 using truncation.</td>
</tr>
<tr>
<td>VEX.256.66.0F:W1G E6 /r VCVTTPD2DQ xmm1, ymm2/m256</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed double-precision floating-point values in ymm2/mem to four signed doubleword integers in xmm1 using truncation.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:W1E6 /r VCVTTPD2DQ xmm1[k1][z], xmm2/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert two packed double-precision floating-point values in xmm2/m128/m64bcst to two signed doubleword integers in xmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F:W1E6 /r VCVTTPD2DQ xmm1[k1][z], ymm2/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert four packed double-precision floating-point values in ymm2/m256/m64bcst to four signed doubleword integers in xmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F:W1E6 /r VCVTTPD2DQ ymm1[k1][z], zmm2/m512/m64bcst{sae}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed double-precision floating-point values in zmm2/m512/m64bcst to eight signed doubleword integers in ymm1 using truncation subject to writemask k1.</td>
</tr>
</tbody>
</table>

**Description**

Converts two, four or eight packed double-precision floating-point values in the source operand (second operand) to two, four or eight packed signed doubleword integers in the destination operand (first operand).

When a conversion is inexact, a truncated (round toward zero) value is returned. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

**EVEX encoded versions:** The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a YMM/XMM/XMM (low 64 bits) register conditionally updated with writemask k1. The upper bits (MAX_VL-1:256) of the corresponding destination are zeroed.

**VEX.256 encoded version:** The source operand is a YMM register or 256- bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** The source operand is an XMM register or 128- bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:64) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The source operand is an XMM register or 128- bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Ref. # 319433-023
Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Figure 5-17. VCVTTPD2DQ (VEX.256 encoded version)

**Operation**

**VCVTTPD2DQ (EVEX encoded versions) when src operand is a register**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[k+63:k])
      ELSE
          IF *merging-masking* ; merging-masking
              THEN *DEST[i+31:i] remains unchanged*
              ELSE ; zeroing-masking
                  DEST[i+31:i] ← 0
          FI
  FI;
ENDFOR

DEST[MAX_VL-1:VL/2] ← 0

**VCVTTPD2DQ (EVEX encoded versions) when src operand is a memory source**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j] OR *no writemask*
      THEN
          IF EVEX.b = 1
              THEN
                  DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
              ELSE
                  DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[k+63:k])
          FI
IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged*
ELSE ; zeroing-masking
    DEST[i+31:i]  0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL/2]  0

VCVTPD2DQ (VEX.256 encoded version)
DEST[31:0]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[95:64]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[191:128])
DEST[127:96]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[255:192])
DEST[MAX_VL-1:128]  0

VCVTPD2DQ (VEX.128 encoded version)
DEST[31:0]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[MAX_VL-1:64]  0

CVTTPD2DQ (128-bit Legacy SSE version)
DEST[31:0]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[63:0])
DEST[63:32]  Convert_Double_Precision_Floating_Point_To_Integer_Truncate(SRC[127:64])
DEST[127:64]  0
DEST[MAX_VL-1:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCVTPD2DQ __m256i _mm512_cvttpd_epi32( __m512d a);
VCVTPD2DQ __m256i _mm512_mask_cvttpd_epi32( __m256i s, __mmask8 k, __m512d a);
VCVTPD2DQ __m256i _mm512_maskz_cvttpd_epi32( __mmask8 k, __m512d a);
VCVTPD2DQ __m256i _mm512_cvtt_roundpd_epi32( __m512d a, int sae);
VCVTPD2DQ __m256i _mm512_maskz_cvtt_roundpd_epi32( __mmask8 k, __m512d a, int sae);
VCVTPD2DQ __m128i _mm256_mask_cvttpd_epi32( __m128i s, __mmask8 k, __m256d a);
VCVTPD2DQ __m128i _mm256_maskz_cvttpd_epi32( __mmask8 k, __m256d a);
VCVTPD2DQ __m128i _mm_mask_cvttpd_epi32( __m128i s, __mmask8 k, __m128d a);
VCVTPD2DQ __m128i _mm_maskz_cvttpd_epi32( __mmask8 k, __m128d a);
CVTTPD2DQ __m128i _mm256_cvttpd_epi32 ( __m256d src);
CVTTPD2DQ __m128i _mm_cvttpd_epi32 ( __m128d src);

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2;
EVEX-encoded instructions, see Exceptions Type E2.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
**VCVTTPD2QQ—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512DQ</td>
<td>Convert two packed double-precision floating-point values from zmm2/m128/m64bcst to two packed quadword integers in zmm1 using truncation with writemask k1.</td>
</tr>
<tr>
<td>VCVTTPDQQ xmm1 {k1}[z], xmm2/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512DQ</td>
<td>Convert four packed double-precision floating-point values from ymm2/m256/m64bcst to four packed quadword integers in ymm1 using truncation with writemask k1.</td>
</tr>
<tr>
<td>VCVTTPDQQ ymm1 {k1}[z], ymm2/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed double-precision floating-point values from zmm2/m512 to eight packed quadword integers in zmm1 using truncation with writemask k1.</td>
</tr>
<tr>
<td>VCVTTPDQQ zmm1 {k1}[z], zmm2/m512/m64bcst{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts with truncation packed double-precision floating-point values in the source operand (second operand) to packed quadword integers in the destination operand (first operand).

**EVEX encoded versions:** The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value \(2^{w-1}\), where \(w\) represents the number of bits in the destination format is returned.

**Note:** EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

**Operation**

**VCVTTPD2QQ (EVEX encoded version) when src operand is a register**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \(j \leftarrow 0\) TO KL-1

\(i \leftarrow j \times 64\)

IF \(k1[j]\) OR *no writemask*

THEN \(
\text{DEST[i+63:j]} \leftarrow \text{Convert_Double_Precision_Floating_Point_To_QuadInteger_Truncate(SRC[i+63:j])}
\)

ELSE

IF *merging-masking*

THEN *DEST[i+63:j] remains unchanged*

ELSE

\(\text{DEST[i+63:j]} \leftarrow 0\)

FI

FI;

ENDFOR

\(\text{DEST[MAX_VL-1:VL]} \leftarrow 0\)
VCVTTPD2QQ (EVEX encoded version) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b == 1)
                THEN
                    DEST[i+63:i] ← Convert_Double_Precision_Floating_Point_To_QuadInteger_Truncate(SRC[63:0])
                ELSE
                    DEST[i+63:i] ← Convert_Double_Precision_Floating_Point_To_QuadInteger_Truncate(SRC[i+63:i])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTTPD2QQ __m512i _mm512_cvttpd_epi64( __m512d a);
VCVTTPD2QQ __m512i _mm512_mask_cvttpd_epi64( __m512i s, __mmask8 k, __m512d a);
VCVTTPD2QQ __m512i _mm512_maskz_cvttpd_epi64( __mmask8 k, __m512d a);
VCVTTPD2QQ __m512i _mm512_cvtt_roundpd_epi64( __m512d a, int sae);
VCVTTPD2QQ __m512i _mm512_mask_cvtt_roundpd_epi64( __m512i s, __mmask8 k, __m512d a, int sae);
VCVTTPD2QQ __m512i _mm512_maskz_cvtt_roundpd_epi64( __mmask8 k, __m512d a, int sae);
VCVTTPD2QQ __m256i _mm256_mask_cvttpd_epi64( __m256i s, __mmask8 k, __m256d a);
VCVTTPD2QQ __m256i _mm256_maskz_cvttpd_epi64( __mmask8 k, __m256d a);
VCVTTPD2QQ __m128i _mm_mask_cvttpd_epi64( __m128i s, __mmask8 k, __m128d a);
VCVTTPD2QQ __m128i _mm_maskz_cvttpd_epi64( __mmask8 k, __m128d a);

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2.
#UD If EVEX.vvvv != 1111B.
VCVTTPD2UDQ—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers

<table>
<thead>
<tr>
<th>Opcode Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.0F.W1 78 /r VCVTTTPD2UDQ xmm1 {k1}{z}, xmm2/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert two packed double-precision floating-point values in xmm2/m128/m64bcst to two unsigned doubleword integers in xmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F.W1 78 02 /r VCVTTTPD2UDQ xmm1 {k1}{z}, ymm2/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert four packed double-precision floating-point values in ymm2/m256/m64bcst to four unsigned doubleword integers in xmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F.W1 78 /r VCVTTTPD2UDQ ymm1 {k1}{z}, zmm2/m512/m64bcst{sae}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed double-precision floating-point values in zmm2/m512/m64bcst to eight unsigned doubleword integers in ymm1 using truncation subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts with truncation packed double-precision floating-point values in the source operand (the second operand) to packed unsigned doubleword integers in the destination operand (the first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value \(2^w - 1\) is returned, where \(w\) represents the number of bits in the destination format.

The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a YMM/XMM/XMM (low 64 bits) register conditionally updated with writemask k1. The upper bits (MAX_VL-1:256) of the corresponding destination are zeroed.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Operation

VCVTTPD2UDQ (EVEX encoded versions) when src2 operand is a register

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j * 32\)
  \(k \leftarrow j * 64\)
  IF k1[\(j\)] OR *no writemask*
    THEN
      DEST[\(i+31:j\)] ← Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[k+63:k])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[\(i+31:j\)] remains unchanged*
        ELSE ; zeroing-masking
          DEST[\(i+31:j\)] ← 0
      FI
  FI;
VCVTPD2UDQ (EVEX encoded versions) when src operand is a memory source

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[63:0])
        ELSE
          DEST[i+31:i] ← Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[k+63:k])
        FI;
      ELSE
        IF *merging-masking*
          THEN *DEST[i+31:i] remains unchanged*
        ELSE
          DEST[i+31:i] ← 0
        FI
      FI;
  ENDFOR

DEST[MAX_VL-1:VL/2] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTPD2UDQ __m256i _mm256_cvtpd_epi32(__m512d a);
VCVTPD2UDQ __m256i _mm256_mask_cvtpd_epi32(__m256i s, __mmask8 k, __m512d a);
VCVTPD2UDQ __m256i _mm256_maskz_cvtpd_epi32(__mmask8 k, __m512d a);
VCVTPD2UDQ __m256i _mm256_cvtt_roundpd_epi32(__m512d a, int sae);
VCVTPD2UDQ __m256i _mm256_mask_cvtt_roundpd_epi32(__m256i s, __mmask8 k, __m512d a, int sae);
VCVTPD2UDQ __m128i _mm128_cvtpd_epi32(__mmask8 k, __m256d a);
VCVTPD2UDQ __m128i _mm128_mask_cvtpd_epi32(__mmask8 k, __m256d a);
VCVTPD2UDQ __m128i _mm128_maskz_cvtpd_epi32(__mmask8 k, __m256d a);
VCVTPD2UDQ __m128i _mm128_cvtt_roundpd_epi32(__mmask8 k, __m256d a);

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E2.

#UD If EVEX.vvvv != 1111B.
INSTRUCTION SET REFERENCE, A-Z

VCVTTPD2UQQ—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W1 78 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert two packed double-precision floating-point values from xmm2/m128/m64bcst to two packed unsigned quadword integers in xmm1 using truncation with writemask k1.</td>
</tr>
<tr>
<td>VCVTTPD2UQQ xmm1 {k1}{z}, xmm2/m128/m64bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F.W1 78 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed double-precision floating-point values from ymm2/m256/m64bcst to four packed unsigned quadword integers in ymm1 using truncation with writemask k1.</td>
</tr>
<tr>
<td>VCVTTPD2UQQ ymm1 {k1}{z}, ymm2/m256/m64bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F.W1 78 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed double-precision floating-point values from zmm2/mem to eight packed unsigned quadword integers in zmm1 using truncation with writemask k1.</td>
</tr>
<tr>
<td>VCVTTPD2UQQ zmm1 {k1}{z}, zmm2/m512/m64bcst{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts with truncation packed double-precision floating-point values in the source operand (second operand) to packed unsigned quadword integers in the destination operand (first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2^w – 1 is returned, where w represents the number of bits in the destination format.

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operation is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Operation

VCVTTPD2UQQ (EVEX encoded versions) when src operand is a register

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN DEST[i+63:i] ←
    Convert_Double_Precision_Floating_Point_To_UQuadInteger_Truncate(SRC[i+63:i])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VCVTTPD2UQQ (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b == 1)
                THEN
                    DEST[i+63:j] ← Convert_Double_Precision_Floating_Point_To_UQuadInteger_Truncate(SRC[63:0])
                ELSE
                    DEST[i+63:j] ← Convert_Double_Precision_Floating_Point_To_UQuadInteger_Truncate(SRC[i+63:j])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+63:j] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:j] ← 0
                FI
            FI
        ENDFOR
    DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTTPD2UQQ_mm<size>[_mask[z]]_cvtt[_round]pd_epu64
VCVTTPD2UQQ___m512i___mm512_cvttpd_epu64(___m512d a);
VCVTTPD2UQQ___m512i___mm512_mask_cvttpd_epu64(___m512i s, ___mmask8 k, ___m512d a);
VCVTTPD2UQQ___m512i___mm512_maskz_cvttpd_epu64(___mmask8 k, ___m512d a);
VCVTTPD2UQQ___m512i___mm512_cvtt_roundpd_epu64(___m512d a, int sae);
VCVTTPD2UQQ___m512i___mm512_mask_cvtt_roundpd_epu64(___m512i s, ___mmask8 k, ___m512d a, int sae);
VCVTTPD2UQQ___m512i___mm512_maskz_cvtt_roundpd_epu64(___mmask8 k, ___m512d a, int sae);
VCVTTPD2UQQ___m256i___mm256_mask_cvttpd_epu64(___m256i s, ___mmask8 k, ___m256d a);
VCVTTPD2UQQ___m256i___mm256_maskz_cvttpd_epu64(___mmask8 k, ___m256d a);
VCVTTPD2UQQ___m128i___mm_mask_cvttpd_epu64(___m128i s, ___mmask8 k, ___m128d a);
VCVTTPD2UQQ___m128i___mm_maskz_cvttpd_epu64(___mmask8 k, ___m128d a);

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2.
#UD                    If EVEX.vvvv != 1111B.
### CVTTPS2DQ—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert four packed single-precision floating-point values from xmm2/mem to four packed signed doubleword values in xmm1 using truncation.</td>
</tr>
<tr>
<td>VEX.128.F3.0F:W1G 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed single-precision floating-point values from xmm2/mem to four packed signed doubleword values in xmm1 using truncation.</td>
</tr>
<tr>
<td>VEX.256.F3.0F:W1G 5B /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert eight packed single-precision floating-point values from ymm2/mem to eight packed signed doubleword values in ymm1 using truncation.</td>
</tr>
<tr>
<td>EVEX.128.F3.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed signed doubleword values in xmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert eight packed single precision floating-point values from ymm2/m256/m32bcst to eight packed signed doubleword values in ymm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F:W0 5B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert sixteen packed single-precision floating-point values from zmm2/m512/m32bcst to sixteen packed signed doubleword values in zmm1 using truncation subject to writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Converts four, eight or sixteen packed single-precision floating-point values in the source operand to four, eight or sixteen signed doubleword integers in the destination operand.

When a conversion is inexact, a truncated (round toward zero) value is returned. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

**EVEX encoded versions:** The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The source operand is a YMM register or 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
Operation

VCVTTPS2DQ (EVEX encoded versions) when src operand is a register
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ←
        Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[i+31:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
      FI
  FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VCVTTPS2DQ (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO 15
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
            DEST[i+31:i] ←
                Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
        ELSE
            DEST[i+31:i] ←
                Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[i+31:i])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+31:i] ← 0
        FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VCVTTPS2DQ (VEX.256 encoded version)

DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96])
DEST[159:128] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[159:128])
DEST[191:160] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[191:160])
DEST[223:192] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[223:192])
DEST[255:224] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[255:224])
VCVTTPS2DQ (VEX.128 encoded version)
DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96])
DEST[MAX_VL-1:128] ← 0

VCVTTPS2DQ (128-bit Legacy SSE version)
DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96])
DEST[MAX_VL-1:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VCVTTPS2DQ __m512i _mm512_cvttps_epi32(__m512 a);
VCVTTPS2DQ __m512i __m512_mask_cvttps_epi32(__m512 s, __mmask16 k, __m512 a);
VCVTTPS2DQ __m512i __m512_maskz_cvttps_epi32(__mmask16 k, __m512 a);
VCVTTPS2DQ __m512i __m512_cvtt_roundps_epi32(__m512 a, int sae);
VCVTTPS2DQ __m512i __m512_mask_cvtt_roundps_epi32(__m512 s, __mmask16 k, __m512 a, int sae);
VCVTTPS2DQ __m512i __m512_maskz_cvtt_roundps_epi32(__mmask16 k, __m512 a, int sae);
VCVTTPS2DQ __m256i _mm256_cvttps_epi32(__m256 a);
VCVTTPS2DQ __m256i __m256_mask_cvttps_epi32(__mmask8 k, __m256 a);
VCVTTPS2DQ __m256i __m256_maskz_cvttps_epi32(__mmask8 k, __m256 a);
VCVTTPS2DQ __m128i __m128_mask_cvttps_epi32(__m128 i s, __mmask8 k, __m128 a);
VCVTTPS2DQ __m128i __m128_maskz_cvttps_epi32(__mmask8 k, __m128 a);
CVTTPS2DQ __m256i __m256_cvttps_epi32(__m256 a)
CVTTPS2DQ __m128i __m128_cvttps_epi32(__m128 a)

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2; additionally
EVEX-encoded instructions, see Exceptions Type E2.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
VCVTTPS2UDQ—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.0F.W0 78 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed unsigned doubleword values in xmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>VCVTTPS2UDQ xmm1 (k1)[z], xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.0F.W0 78 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert eight packed single precision floating-point values from ymm2/m256/m32bcst to eight packed unsigned doubleword values in ymm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>VCVTTPS2UDQ ymm1 (k1)[z], ymm2/m256/m32bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.0F.W0 78 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert sixteen packed single-precision floating-point values from zmm2/m512/m32bcst to sixteen packed unsigned doubleword values in zmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>VCVTTPS2UDQ zmm1 (k1)[z], zmm2/m512/m32bcst{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts with truncation packed single-precision floating-point values in the source operand to sixteen unsigned doubleword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value $2^w - 1$ is returned, where $w$ represents the number of bits in the destination format.

**EVEX encoded versions:** The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VCVTTPS2UDQ (EVEX encoded versions) when src operand is a register**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR $j \leftarrow 0$ TO KL-1
  $i \leftarrow j \times 32$
  IF k1[1] OR *no writemask*
    THEN DEST[i+31:i] $\leftarrow$
    Convert_Single_Precision_Floating_Point_To_UInteger_Truncate(SRC[i+31:i])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] $\leftarrow 0$
    FI
  FI
ENDFOR

DEST[MAX_VL-1:VL] $\leftarrow 0$
VCVTTPS2UDQ (EVEX encoded versions) when src operand is a memory source

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ←
                    Convert_Single_Precision_Floating_Point_To_UInteger_Truncate(SRC[31:0])
                ELSE
                    DEST[i+31:i] ←
                    Convert_Single_Precision_Floating_Point_To_UInteger_Truncate(SRC[i+31:i])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTTPS2UDQ __m512i _mm512_cvttps_epu32(__m512 a);
VCVTTPS2UDQ __m512i _mm512_mask_cvttps_epu32(__mmask16 k, __m512 a);
VCVTTPS2UDQ __m512i _mm512_maskz_cvttps_epu32(__mmask16 k, __m512 a);
VCVTTPS2UDQ __m512i _mm512_cvtt_roundps_epu32(__m512 a, int sae);
VCVTTPS2UDQ __m512i _mm512_mask_cvtt_roundps_epu32(__mmask16 k, __m512 a, int sae);
VCVTTPS2UDQ __m256i _mm256_mask_cvttps_epu32(__m256i s, __mmask8 k, __m256 a);
VCVTTPS2UDQ __m256i _mm256_maskz_cvttps_epu32(__mmask8 k, __m256 a);
VCVTTPS2UDQ __m128i _mm_mask_cvttps_epu32(__m128i s, __mmask8 k, __m128 a);
VCVTTPS2UDQ __m128i _mm_maskz_cvttps_epu32(__mmask8 k, __m128 a);

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E2.

#UD
            If EVEX.vvvv != 1111B.
VCVTTPS2QQ—Convert with Truncation Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W0 7A/r VCVTTPS2QQ xmm1 [k1]{k1}, xmm2/m64/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert two packed single precision floating-point values from xmm2/m64/m32bcst to two packed signed quadword values in xmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F.W0 7A/r VCVTTPS2QQ ymm1 [k1]{k1}, xmm2/m128/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed signed quadword values in ymm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F.W0 7A/r VCVTTPS2QQ zmm1 [k1]{k1}, ymm2/m256/m32bcst{sae}</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed single precision floating-point values from ymm2/m256/m32bcst to eight packed signed quadword values in zmm1 using truncation subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts with truncation packed single-precision floating-point values in the source operand to eight signed quadword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value \(2^{w-1}\), where \(w\) represents the number of bits in the destination format is returned.

EVEX encoded versions: The source operand is a YMM/XMM/XMM (low 64 bits) register or a 256/128/64-bit memory location. The destination operation is a vector register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

\[
\text{VCVTTPS2QQ (EVEX encoded versions) when src operand is a register} \\
(KL, VL) = (2, 128), (4, 256), (8, 512) \\
\text{FOR } j \leftarrow 0 \text{ TO } KL-1 \\
\quad i \leftarrow j \ast 64 \\
\quad k \leftarrow j \ast 32 \\
\quad \text{IF } k1[j] \text{ OR *no writemask*} \\
\quad \text{THEN } \text{DEST}[i+63:j] \leftarrow \text{Convert_SINGLE_Precision_To_QuadInteger_Truncate}(\text{SRC}[k+31:k]) \\
\quad \text{ELSE} \\
\quad \quad \text{IF } *\text{merging-masking}*; \text{merging-masking} \\
\quad \quad \text{THEN } *\text{DEST}[i+63:j] \text{remains unchanged*} \\
\quad \quad \text{ELSE } ; \text{zeroing-masking} \\
\quad \quad \quad \text{DEST}[i+63:j] \leftarrow 0 \\
\quad \text{FI} \\
\text{ENDFOR} \\
\text{DEST[MAX_VL-1:VL] \leftarrow 0}
\]

Ref. # 319433-023 5-173
VCVTTPS2QQ (EVEX encoded versions) when src operand is a memory source

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b == 1)
        THEN
          DEST[i+63:i] ← Convert_Single_Precision_To_QuadInteger_Truncate(SRC[31:0])
        ELSE
          DEST[i+63:i] ← Convert_Single_Precision_To_QuadInteger_Truncate(SRC[k+31:k])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
          ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
          FI
        FI;
  ENDFOR

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTTPS2QQ __m512i _mm512_cvttps_epi64( __m256 a);
VCVTTPS2QQ __m512i __m512_mask_cvttps_epi64( __m512i s, __mmask16 k, __m256 a);
VCVTTPS2QQ __m512i __m512_maskz_cvttps_epi64( __mmask16 k, __m256 a);
VCVTTPS2QQ __m512i __m512_cvtt_roundps_epi64( __m256 a, int sae);
VCVTTPS2QQ __m512i __m512_mask_cvtt_roundps_epi64( __m512i s, __mmask16 k, __m256 a, int sae);
VCVTTPS2QQ __m512i __m512_maskz_cvtt_roundps_epi64( __mmask16 k, __m256 a, int sae);
VCVTTPS2QQ __m256i __m256_mask_cvttps_epi64( __m128i s, __mmask8 k, __m128 a);
VCVTTPS2QQ __m256i __m256_maskz_cvttps_epi64( __mmask8 k, __m128 a);
VCVTTPS2QQ __m128i _mm_mask_cvttps_epi64( __m128i s, __mmask8 k, __m128 a);
VCVTTPS2QQ __m128i __m128_maskz_cvttps_epi64( __mmask8 k, __m128 a);

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E3.

#UD If EVEX.vvvv != 1111B.
VCVTTPS2UQQ—Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F.W0 78 /r VCVTTPS2UQQ xmm1 [k1][z], xmm2/m64/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert two packed single precision floating-point values from zmm2/m64/m32bcst to two packed unsigned quadword values in zmm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F.W0 78 /r VCVTTPS2UQQ ymm1 [k1][z], xmm2/m128/m32bcst</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Convert four packed single precision floating-point values from xmm2/m128/m32bcst to four packed unsigned quadword values in ymm1 using truncation subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F.W0 78 /r VCVTTPS2UQQ zmm1 [k1][z], ymm2/m256/m32bcst{sae}</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed single precision floating-point values from ymm2/m256/m32bcst to eight packed unsigned quadword values in zmm1 using truncation subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts with truncation up to eight packed single-precision floating-point values in the source operand to unsigned quadword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2^w – 1 is returned, where w represents the number of bits in the destination format.

EVEX encoded versions: The source operand is a YMM/XMM/XMM (low 64 bits) register or a 256/128/64-bit memory location. The destination operation is a vector register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VCVTTPS2UQQ (EVEX encoded versions) when src operand is a register

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
i ← j * 64
k ← j * 32
IF k[j] OR *no writemask*
THEN DEST[i+63:i] ← Convert_Single_Precision_To_UQuadInteger_Truncate(SRC[k+31:k])
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VCVTTPS2UQQ (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b == 1)
        THEN
          DEST[i+63:i] ←
          Convert_Single_Precision_To_UQuadInteger_Truncate(SRC[31:0])
        ELSE
          DEST[i+63:i] ←
          Convert_Single_Precision_To_UQuadInteger_Truncate(SRC[k+31:k])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI
    ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTTPS2UQQ _mm<size>[_mask[z]]_cvtt[_round]ps_epu64
VCVTTPS2UQQ __m512i __mm512_cvttps_epu64(__m256 a);
VCVTTPS2UQQ __m512i __mm512_mask_cvttps_epu64(__m512i s, __mmask16 k, __m256 a);
VCVTTPS2UQQ __m512i __mm512_maskz_cvttps_epu64(__mmask16 k, __m256 a);
VCVTTPS2UQQ __m512i __mm512_cvtt_roundps_epu64(__m256 a, int sae);
VCVTTPS2UQQ __m512i __mm512_mask_cvtt_roundps_epu64(__m512i s, __mmask16 k, __m256 a, int sae);
VCVTTPS2UQQ __m526i __mm256_mask_cvtt_roundps_epu64(__m256i s, __mmask8 k, __m128 a);
VCVTTPS2UQQ __m526i __mm256_maskz_cvtt_roundps_epu64(__mmask8 k, __m128 a);
VCVTTPS2UQQ __m128i __mm_mask_cvttps_epu64(__m128i s, __mmask8 k, __m128 a);
VCVTTPS2UQQ __m128i __mm_maskz_cvttps_epu64(__mmask8 k, __m128 a);

SIMD Floating-Point Exceptions
Invalid, Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E3.
#UD If EVEX.vvvv != 1111B.
CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 2C /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer in r32 using truncation.</td>
</tr>
<tr>
<td>CVTTSD2SI r32, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F2 REX.W 0F 2C /r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>SSE2</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed quadword integer in r64 using truncation.</td>
</tr>
<tr>
<td>CVTTSD2SI r64, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128,F2.0F:w0 2C /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer in r32 using truncation.</td>
</tr>
<tr>
<td>VCVTTSD2SI r32, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128,F2.0F:w1 2C /r</td>
<td>T1F</td>
<td>V/N.E.</td>
<td>AVX</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed quadword integer in r64 using truncation.</td>
</tr>
<tr>
<td>VCVTTSD2SI r64, xmm1/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG,F2.0F:w0 2C /r</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer in r32 using truncation.</td>
</tr>
<tr>
<td>VCVTTSD2SI r32, xmm1/m64{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG,F2.0F:w1 2C /r</td>
<td>T1F</td>
<td>V/N.E.</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one signed quadword integer in r64 using truncation.</td>
</tr>
<tr>
<td>VCVTTSD2SI r64, xmm1/m64{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. For this specific instruction, VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1F</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts a double-precision floating-point value in the source operand (the second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

If a converted result exceeds the range limits of signed doubleword integer (in non-64-bit modes or 64-bit mode with REX.W/VEX.W/EVEX.W=0), the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

If a converted result exceeds the range limits of signed quadword integer (in 64-bit mode and REX.W/VEX.W/EVEX.W = 1), the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000_00000000H) is returned.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.

VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.
Software should ensure VCVTSD2SI is encoded with VEX.L=0. Encoding VCVTSD2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation**

(V)CVTTSI2SI (All versions)

IF 64-Bit Mode and OperandSize = 64
THEN
  \[ \text{DEST}[63:0] \leftarrow \text{Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate}(\text{SRC}[63:0]) \]
ELSE
  \[ \text{DEST}[31:0] \leftarrow \text{Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate}(\text{SRC}[63:0]) \]
FI;

**Intel C/C++ Compiler Intrinsic Equivalent**

VCVTTSI2SI int _mm_cvttq_i32( __m128d a);
VCVTTSI2SI int _mm_cvtt_roundq_i32( __m128d a, int sae);
VCVTTSI2SI __int64 _mm_cvttisdi64( __m128d a);
VCVTTSI2SI __int64 _mm_cvtt_roundisdi64( __m128d a, int sae);
CVTTTSI2SI int _mm_cvttisdi32( __m128d a);
CVTTTSI2SI __int64 _mm_cvttisdi64( __m128d a);

**SIMD Floating-Point Exceptions**

Invalid, Precision

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 3; additionally

#UD If VEX.vvvv != 1111B.

EVEX-encoded instructions, see Exceptions Type E3NF.
VCVTTSD2USI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.LIG.F2.FW:07 78 /r VCVTTSD2USI r32, xmm1/m64{sae}</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one unsigned doubleword integer r32 using truncation.</td>
</tr>
<tr>
<td>EVEX.LIG.F2.FW:17 78 /r VCVTTSD2USI r64, xmm1/m64{sae}</td>
<td>T1F</td>
<td>V/N.E.1</td>
<td>AVX512F</td>
<td>Convert one double-precision floating-point value from xmm1/m64 to one unsigned quadword integer zero-extended into r64 using truncation.</td>
</tr>
</tbody>
</table>

NOTES:
1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1F</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
Converts with truncation a double-precision floating-point value in the source operand (the second operand) to an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value $2^w - 1$ is returned, where $w$ represents the number of bits in the destination format.

EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode.

Operation

VCVTTSD2USI (EVEX encoded version)

IF 64-Bit Mode and OperandSize = 64
   THEN DEST[63:0] ← Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[63:0]);
   ELSE DEST[31:0] ← Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[63:0]);
FI

Intel C/C++ Compiler Intrinsic Equivalent

VCVTTSD2USI unsigned int _mm_cvtsd_u32(__m128d);
VCVTTSD2USI unsigned int _mm_cvtt_roundsd_u32(__m128d, int sae);
VCVTTSD2USI unsigned __int64 _mm_cvtsd_u64(__m128d);
VCVTTSD2USI unsigned __int64 _mm_cvtt_roundsd_u64(__m128d, int sae);

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E3NF.
INSTRUCTION SET REFERENCE, A-Z

CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 2C /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32 using truncation.</td>
</tr>
<tr>
<td>CVTTSS2SI r32, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F3 REX.W 0F 2C /r</td>
<td>RM</td>
<td>V/N.E.</td>
<td>SSE</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64 using truncation.</td>
</tr>
<tr>
<td>CVTTSS2SI r64, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F3.0F:W0 2C /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32 using truncation.</td>
</tr>
<tr>
<td>CVTTSS2SI r32, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F3.0F:W1 2C /r</td>
<td>RM</td>
<td>V/N.E.(^1)</td>
<td>AVX</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64 using truncation.</td>
</tr>
<tr>
<td>CVTTSS2SI r64, xmm1/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F3.0F:W0 2C /r</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32 using truncation.</td>
</tr>
<tr>
<td>CVTTSS2SI r32, xmm1/m32{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F3.0F:W1 2C /r</td>
<td>T1F</td>
<td>V/N.E.(^1)</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64 using truncation.</td>
</tr>
<tr>
<td>CVTTSS2SI r64, xmm1/m32{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. For this specific instruction, VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

InstructionOperand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1F</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts a single-precision floating-point value in the source operand (the second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a 32-bit memory location. The destination operand is a general purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register.

When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised. If this exception is masked, the indefinite integer value (80000000H or 80000000_00000000H if operand size is 64 bits) is returned.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.

VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure CVTTSS2SI is encoded with VEX.L=0. Encoding CVTTSS2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.
**Operation**

(V)CVTTSS2SI (All versions)

IF 64-Bit Mode and OperandSize = 64
THEN
  DEST[63:0] \(\leftarrow\) Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0]);
ELSE
  DEST[31:0] \(\leftarrow\) Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0]);
FI;

**Intel C/C++ Compiler Intrinsic Equivalent**

VCVTTSS2SI int _mm_cvttss_i32(_m128 a);
VCVTTSS2SI int _mm_cvtt_roundss_i32(_m128 a, int sae);
VCVTTSS2SI _int64 _mm_cvttss_i64(_m128 a);
VCVTTSS2SI _int64 _mm_cvtt_roundss_i64(_m128 a, int sae);
CVTTSS2SI int _mm_cvttss_si32(_m128 a);
CVTTSS2SI _int64 _mm_cvttss_si64(_m128 a);

**SIMD Floating-Point Exceptions**

Invalid, Precision

**Other Exceptions**

See Exceptions Type 3; additionally

#UD \(\text{If VEX.vvvv }\neq 1111\text{B.}\)

EVEX-encoded instructions, see Exceptions Type E3NF.
VCVTTSS2USI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.LIG.F3.0F.W0 78</td>
<td>T1F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one unsigned doubleword integer in r32 using truncation.</td>
</tr>
<tr>
<td>VCVTTSS2USI r32, xmm1/m32{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F3.0F.W1 78</td>
<td>T1F</td>
<td>V/N.E.¹</td>
<td>AVX512F</td>
<td>Convert one single-precision floating-point value from xmm1/m32 to one unsigned quadword integer in r64 using truncation.</td>
</tr>
<tr>
<td>VCVTTSS2USI r64, xmm1/m32{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1F</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts with truncation a single-precision floating-point value in the source operand (the second operand) to an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first operand). The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2\(^{w} – 1\) is returned, where \(w\) represents the number of bits in the destination format.

EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode.
Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Operation

VCVTTSS2USI (EVEX encoded version)
IF 64-bit Mode and OperandSize = 64
THEN
    DEST[63:0] ← Convert_Single_Precision_Floating_Point_To_UInteger_Truncate(SRC[31:0]);
ELSE
    DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_UInteger_Truncate(SRC[31:0]);
FI;

Intel C/C++ Compiler Intrinsic Equivalent

VCVTTSS2USI unsigned int _mm_cvttss_u32(__m128 a);
VCVTTSS2USI unsigned int _mm_cvtt_roundss_u32(__m128 a, int sae);
VCVTTSS2USI unsigned __int64 __mm_cvttss_u64(__m128 a);
VCVTTSS2USI unsigned __int64 __mm_cvtt_roundss_u64(__m128 a, int sae);

SIMD Floating-Point Exceptions

Invalid, Precision
Other Exceptions

EVEX-encoded instructions, see Exceptions Type E3NF.
VCVTUDQ2PD—Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F.W0 7A /r</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert two packed unsigned doubleword integers from ymm/m64/m32bcst to packed double-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUDQ2PD xmm1 {k1}[z], xmm2/m64/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F.W0 7A /r</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed unsigned doubleword integers from xmm2/m128/m32bcst to packed double-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUDQ2PD ymm1 {k1}[z], xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F.W0 7A /r</td>
<td>HV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed unsigned doubleword integers from ymm2/m256/m32bcst to eight packed double-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUDQ2PD zmm1 {k1}[z], ymm2/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HV</td>
<td>ModRMreg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts packed unsigned doubleword integers in the source operand (second operand) to packed double-precision floating-point values in the destination operand (first operand).

The source operand is a YMM/XMM/XMM (low 64 bits) register, a 256/128/64-bit memory location or a 256/128/64-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Attempt to encode this instruction with EVEX embedded rounding is ignored.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

**Operation**

```plaintext
VCVTUDQ2PD (EVEX encoded versions) when src operand is a register
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j] OR *no writemask*
    THEN
        DEST[i+63:i] ← Convert_UInteger_To_Double_Precision_Floating_Point(SRC[k+31:k])
    ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
```

Ref. # 319433-023
VCVTUDQ2PD (EVEX encoded versions) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    k ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+63:i] ← Convert_UInteger_To_Double_Precision_Floating_Point(SRC[31:0])
                ELSE
                    DEST[i+63:i] ← Convert_UInteger_To_Double_Precision_Floating_Point(SRC[k+31:k])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
                FI
            FI
        ENDFOR
        DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTUDQ2PD __m512d _mm512_cvtepu32_pd( __m256i a);
VCVTUDQ2PD __m512d _mm512_mask_cvtepu32_pd( __m512d s, __mmask8 k, __m256i a);
VCVTUDQ2PD __m512d _mm512_maskz_cvtepu32_pd( __mmask8 k, __m256i a);
VCVTUDQ2PD __m256d _mm256_cvtepu32_pd( __m128i a);
VCVTUDQ2PD __m256d _mm256_mask_cvtepu32_pd( __m256d s, __mmask8 k, __m128i a);
VCVTUDQ2PD __m256d _mm256_maskz_cvtepu32_pd( __mmask8 k, __m128i a);
VCVTUDQ2PD __m128d _mm_cvtepu32_pd( __m128i a);
VCVTUDQ2PD __m128d _mm_mask_cvtepu32_pd( __m128d s, __mmask8 k, __m128i a);
VCVTUDQ2PD __m128d _mm_maskz_cvtepu32_pd( __mmask8 k, __m128i a);

SIMD Floating-Point Exceptions
None

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E5.
#UD If EVEX.vvvv != 1111B.
VCVTUDQ2PS—Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F2.0F.W0 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert four packed unsigned doubleword integers from xmm2/m128/m32bcst to packed single-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUDQ2PS xmm1 {k1}{z}, xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F2.0F.W0 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert eight packed unsigned doubleword integers from ymm2/m256/m32bcst to packed single-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUDQ2PS ymm1 {k1}{z}, ymm2/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F2.0F.W0 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert sixteen packed unsigned doubleword integers from zmm2/m512/m32bcst to sixteen packed single-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUDQ2PS zmm1 {k1}{z}, zmm2/m512/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts packed unsigned doubleword integers in the source operand (second operand) to single-precision floating-point values in the destination operand (first operand).

The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

**Operation**

**VCVTUDQ2PS (EVEX encoded version) when src operand is a register**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:j] ← Convert_UInteger_To_Single_Precision_Floating_Point(SRC[i+31:j])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:j] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:j] ← 0
            FI
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ← Convert_UInteger_To_Single_Precision_Floating_Point(SRC[31:0])
                ELSE
                    DEST[i+31:i] ← Convert_UInteger_To_Single_Precision_Floating_Point(SRC[i+31:i])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI
    E N D F O R
VCVTUQQ2PD—Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values

### Opcode/Instruction

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert two packed unsigned quadword integers from xmm2/m128/m64bcst to two packed double-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUQQ2PD xmm1 (k1){z}, xmm2/m128/m64bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed unsigned quadword integers from ymm2/m256/m64bcst to packed double-precision floating-point values in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUQQ2PD ymm1 (k1){z}, ymm2/m256/m64bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed unsigned quadword integers from zmm2/m512/m64bcst to eight packed double-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUQQ2PD zmm1 (k1){z}, zmm2/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Converts packed unsigned quadword integers in the source operand (second operand) to packed double-precision floating-point values in the destination operand (first operand).

The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

### Operation

**VCVTUQQ2PD (EVEX encoded version) when src operand is a register**

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL == 512) AND (EVEX.b == 1)

THEN

SET_RM(EVEX.RC);

ELSE

SET_RM(MXCSR.RM);

FI;

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[j] OR *no writemask*

THEN DEST[i+63:i] ← Convert_UQuadInteger_To_Double_Precision_Floating_Point(SRC[i+63:i])

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*

ELSE ; zeroing-masking

DEST[i+63:i] ← 0

FI

FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VCVTUQ2PD (EVEX encoded version) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b == 1)
                THEN
                    DEST[i+63:i] ←
                    Convert_UQuadInteger_To_Double_Precision_Floating_Point(SRC[63:0])
                ELSE
                    DEST[i+63:i] ←
                    Convert_UQuadInteger_To_Double_Precision_Floating_Point(SRC[i+63:i])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VCVTUQ2PD __m512d _mm512_cvtepu64_ps(__m512i a);
VCVTUQ2PD __m512d _mm512_mask_cvtepu64_ps(__m512d s, __mmask8 k, __m512i a);
VCVTUQ2PD __m512d _mm512_maskz_cvtepu64_ps(__mmask8 k, __m512i a);
VCVTUQ2PD __m512d _mm512_cvt_roundepu64_ps(__m512i a, int r);
VCVTUQ2PD __m512d _mm512_mask_cvt_roundepu64_ps(__m512d s, __mmask8 k, __m512i a, int r);
VCVTUQ2PD __m512d _mm512_cvt_roundepu64_ps(__mmask8 k, __m512i a, int r);
VCVTUQ2PD __m256d _mm256_cvtepu64_ps(__m256i a);
VCVTUQ2PD __m256d _mm256_mask_cvtepu64_ps(__m256d s, __mmask8 k, __m256i a);
VCVTUQ2PD __m256d _mm256_maskz_cvtepu64_ps(__mmask8 k, __m256i a);
VCVTUQ2PD __m256d _mm256_cvt_roundepu64_ps(__m256i a);
vcvtuq2pd __m128d _mm128_cvtepu64_ps(__m128d s, __mmask8 k, __m128i a);
VCVTUQ2PD __m128d _mm128_mask_cvtepu64_ps(__mmask8 k, __m128i a);
VCVTUQ2PD __m128d _mm128_cvt_roundepu64_ps(__m128i a);

SIMD Floating-Point Exceptions

Precision

Other Exceptions

EVEX-encoded instructions, see Exceptions Type E2.

#UD If EVEX.vvvv != 1111B.
VCVTUQQ2PS—Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F2.0.F1.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert two packed unsigned quadword integers from xmm2/m128/m64bcst to packed single-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUQ2PS xmm1 (k1)[z], xmm2/m128/m64bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F2.0.F1.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed unsigned quadword integers from ymm2/m256/m64bcst to packed single-precision floating-point values in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUQ2PS ymm1 (k1)[z], ymm2/m256/m64bcst</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F2.0.F1.W1 7A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Convert eight packed unsigned quadword integers from zmm2/m512/m64bcst to eight packed single-precision floating-point values in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VCVTUQ2PS ymm1 (k1)[z], zmm2/m512/m64bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts packed unsigned quadword integers in the source operand (second operand) to single-precision floating-point values in the destination operand (first operand).

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a YMM/XMM/XMM (low 64 bits) register conditionally updated with writemask k1.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Operation

VCVTUQQ2PS (EVEX encoded version) when src operand is a register

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 32
    k ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:j+32) ← Convert_UQuadInteger_To_Single_Precision_Floating_Point(SRC[k+63:k])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:j+32) remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+31:j+32) ← 0
            FI
    FI
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

VCVTUQQ2PS (EVEX encoded version) when src operand is a memory source
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+31:i]
          Convert_UQuadInteger_To_Single_Precision_Floating_Point(SRC[63:0])
        ELSE
          DEST[i+31:i]
          Convert_UQuadInteger_To_Single_Precision_Floating_Point(SRC[k+63:k])
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
      FI
    FI
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTUQQ2PS __m256 _mm512_cvtepu64_ps( __m512i a);
VCVTUQQ2PS __m256 _mm512_mask_cvtepu64_ps( __m256 s, __mmask8 k, __m512i a);
VCVTUQQ2PS __m256 _mm512_maskz_cvtepu64_ps( __mmask8 k, __m512i a);
VCVTUQQ2PS __m256 _mm512_cvt_roundepu64_ps( __m512i a, int r);
VCVTUQQ2PS __m256 _mm512_mask_cvt_roundepu64_ps( __mmask8 k, __m512i a, int r);
VCVTUQQ2PS __m256 _mm256_cvtepu64_ps( __m256i a);
VCVTUQQ2PS __m256 _mm256_mask_cvtepu64_ps ( __m256 s, __mmask8 k, __m256i a);
VCVTUQQ2PS __m256 _mm256_maskz_cvtepu64_ps( __mmask8 k, __m256i a);
VCVTUQQ2PS __m256 _mm256_cvt_roundepu64_ps( __m256i a, int r);
VCVTUQQ2PS __m256 _mm256_mask_cvt_roundepu64_ps ( __m256 s, __mmask8 k, __m256i a);
VCVTUQQ2PS __m256 _mm_maskz_cvtepu64_ps( __mmask8 k, __m128i a);
VCVTUQQ2PS __m256 _mm_mask_cvtepu64_ps ( __m128 s, __mmask8 k, __m128i a);
VCVTUQQ2PS __m128 _mm_cvtepu64_ps( __m128i a);
SIMD Floating-Point Exceptions

Precision

Other Exceptions
EVEX-encoded instructions, see Exceptions Type E2.
#UD    If EVEX.vvvv != 1111B.
VCVTUSI2SD—Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.F2.0F:W0 7B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one unsigned doubleword integer from r/m32 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTUSI2SD xmm1, xmm2, r/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.F2.0F:W1 7B /r</td>
<td>T1S</td>
<td>V/N.E.¹</td>
<td>AVX512F</td>
<td>Convert one unsigned quadword integer from r/m64 to one double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTUSI2SD xmm1, xmm2, r/m64[er]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w) EVEX.vvvv ModRM:r/m (r) NA</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description

Converts an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the second source operand to a double-precision floating-point value in the destination operand. The result is stored in the low quadword of the destination operand. When conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and destination operands are XMM registers. Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX.W1 version: promotes the instruction to use 64-bit input value in 64-bit mode.
EVEX.W0 version: attempt to encode this instruction with EVEX embedded rounding is ignored.

Operation

VCVTUSI2SD (EVEX encoded version)

IF (SRC2 *is register*) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;

IF 64-Bit Mode And OperandSize = 64
  THEN
    DEST[63:0] ← Convert_UInteger_To_Double_Precision_Floating_Point(SRC2[63:0]);
  ELSE
    DEST[63:0] ← Convert_UInteger_To_Double_Precision_Floating_Point(SRC2[31:0]);
  FI;

DEST[127:64] ← SRC1[127:64]

DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VCVTUSI2SD _m128d _mm_cvtu32_sd(_m128d s, unsigned a);
VCVTUSI2SD _m128d _mm_cvtu64_sd(_m128d s, unsigned __int64 a);
VCVTUSI2SD _m128d _mm_cvt_roundu64_sd(_m128d s, unsigned __int64 a, int r);
SIMD Floating-Point Exceptions

Precision

Other Exceptions

See Exceptions Type E3NF if W1, else type E10NF.
**VCVTUSI2SS—Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.F3.0F.W0 7B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTUSI2SS xmm1, xmm2, r/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F.W1 7B /r</td>
<td>T1S</td>
<td>V/N.E.¹</td>
<td>AVX512F</td>
<td>Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VCVTUSI2SS xmm1, xmm2, r/m64{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts an unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the source operand (second operand) to a single-precision floating-point value in the destination operand (first operand). The source operand can be a general-purpose register or a memory location. The destination operand is an XMM register. The result is stored in the low doubleword of the destination operand. When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits.

The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and destination operands are XMM registers. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

**EVEX.W1 version:** promotes the instruction to use 64-bit input value in 64-bit mode.

**Operation**

**VCVTUSI2SS (EVEX encoded version)**

IF (SRC2 *is register*) AND (EVEX.b = 1)  
THEN  
    SET_RM(EVEX.RC);  
ELSE  
    SET_RM(MXCSR.RM);  
FI;  
IF 64-Bit Mode And OperandSize = 64  
THEN  
    DEST[31:0] ← Convert_UInteger_To_Single_Precision_Floating_Point(SRC[63:0]);  
ELSE  
    DEST[31:0] ← Convert_UInteger_To_Single_Precision_Floating_Point(SRC[31:0]);  
FI;  
DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VCVTUSI2SS __m128_mm_cvtsi32_ss(__m128 s, unsigned a);  
VCVTUSI2SS __m128_mm_cvtsi32_roundu32_ss(__m128 s, unsigned a, int r);  
VCVTUSI2SS __m128_mm_cvtsi64 ss(__m128 s, unsigned __int64 a);  
VCVTUSI2SS __m128_mm_cvtsi64_roundu64 ss(__m128 s, unsigned __int64 a, int r);
SIMD Floating-Point Exceptions
Precision

Other Exceptions
See Exceptions Type E3NF.
VDBPSADBW—Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes

**Opcode/Instruction**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 42 /r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute packed SAD word results of unsigned bytes in dword block from xmm2 with unsigned bytes of dword blocks transformed from xmm3/m128 using the shuffle controls in imm8. Results are written to xmm1 under the writemask k1.</td>
</tr>
<tr>
<td>VDBPSADBW xmm1 [k1][z], xmm2, xmm3/m128, imm8</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 42 /r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute packed SAD word results of unsigned bytes in dword block from ymm2 with unsigned bytes of dword blocks transformed from ymm3/m256 using the shuffle controls in imm8. Results are written to ymm1 under the writemask k1.</td>
</tr>
<tr>
<td>VDBPSADBW ymm1 [k1][z], ymm2, ymm3/m256, imm8</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 42 /r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute packed SAD word results of unsigned bytes in dword block from zmm2 with unsigned bytes of dword blocks transformed from zmm3/m512 using the shuffle controls in imm8. Results are written to zmm1 under the writemask k1.</td>
</tr>
<tr>
<td>VDBPSADBW zmm1 [k1][z], zmm2, zmm3/m512, imm8</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

Compute packed SAD (sum of absolute differences) word results of unsigned bytes from two 32-bit dword elements. Packed SAD word results are calculated in multiples of qword superblocks, producing 4 SAD word results in each 64-bit superblock of the destination register.

Within each super block of packed word results, the SAD results from two 32-bit dword elements are calculated as follows:

- The lower two word results are calculated each from the SAD operation between a sliding dword element within a qword superblock from an intermediate vector with a stationary dword element in the corresponding qword superblock of the first source operand. The intermediate vector, see “Tmp1” in Figure 5-18, is constructed from the second source operand and the imm8 byte as shuffle control to select dword elements within a 128-bit lane of the second source operand. The two sliding dword elements in a qword superblock of Tmp1 are located at byte offset 0 and 1 within the superblock, respectively. The stationary dword element in the qword superblock from the first source operand is located at byte offset 0.

- The next two word results are calculated each from the SAD operation between a sliding dword element within a qword superblock from the intermediate vector Tmp1 with a second stationary dword element in the corresponding qword superblock of the first source operand. The two sliding dword elements in a qword superblock of Tmp1 are located at byte offset 2 and 3 within the superblock, respectively. The stationary dword element in the qword superblock from the first source operand is located at byte offset 4.

- The intermediate vector is constructed in 128-bits lanes. Within each 128-bit lane, each dword element of the intermediate vector is selected by a two-bit field within the imm8 byte on the corresponding 128-bits of the second source operand. The imm8 byte serves as dword shuffle control within each 128-bit lanes of the intermediate vector and the second source operand, similarly to PSHUFD.

The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, or a 512/256/128-bit memory location. The destination operand is conditionally updated based on writemask k1 at 16-bit word granularity.
**Operation**

**VDBPSADBW (EVEX encoded versions)**

KL, VL = (8, 128), (16, 256), (32, 512)

Selection of quadruplets:

FOR I = 0 TO VL step 128
  TMP1[I+31:I] ← select (SRC2[I+127: I], imm8[1:0])
  TMP1[I+63:I+32] ← select (SRC2[I+127: I], imm8[3:2])
  TMP1[I+95:I+64] ← select (SRC2[I+127: I], imm8[5:4])
  TMP1[I+127: I+96] ← select (SRC2[I+127: I], imm8[7:6])
END FOR

SAD of quadruplets:

FOR I = 0 TO VL step 64
  TMP_DEST[I+15:I] ← ABS(SRC1[I+7: I] - TMP1[I+7: I]) +
  ABS(SRC1[I+15: I+8] - TMP1[I+15: I+8]) +
END FOR
ABS(SRC1[I+23:I+16] - TMP1[I+23:I+16]) +
ABS(SRC1[I+31:I+24] - TMP1[I+31:I+24])

TMP_DEST[I+31:I+16] \leftarrow ABS(SRC1[I+7:I] - TMP1[I+15:I+8]) +
ABS(SRC1[I+15:I+8] - TMP1[I+23:I+16]) +
ABS(SRC1[I+23:I+16] - TMP1[I+31:I+24]) +
ABS(SRC1[I+31:I+24] - TMP1[I+39:I+32])

ABS(SRC1[I+47:I+40] - TMP1[I+31:I+24]) +
ABS(SRC1[I+55:I+48] - TMP1[I+39:I+32]) +
ABS(SRC1[I+63:I+56] - TMP1[I+47:I+40])

ENDFOR

FOR j \leftarrow 0 \text{ TO } KL-1
i \leftarrow j \times 16
IF k1[j] \text{ OR } *\text{no writemask}*
THEN DEST[i+15:i] \leftarrow TMP_DEST[i+15:i]
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+15:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+15:i] \leftarrow 0
FI
FI
ENDFOR

DEST[MAX_VL-1:VL] \leftarrow 0

\textbf{Intel C/C++ Compiler Intrinsic Equivalent}

\texttt{VDBPSADBW \_m512i \_mm512_dbsad_epu8(__m512i a, __m512i b);
VDBPSADBW \_m512i \_mm512_mask_dbsad_epu8(__m512i s, __mmask32 m, __m512i a, __m512i b);
VDBPSADBW \_m512i \_mm512_maskz_dbsad_epu8(__mmask32 m, __m512i a, __m512i b);
VDBPSADBW \_m256i \_mm256_dbsad_epu8(__m256i a, __m256i b);
VDBPSADBW \_m256i \_mm256_mask_dbsad_epu8(__m256i s, __mmask16 m, __m256i a, __m256i b);
VDBPSADBW \_m256i \_mm256_maskz_dbsad_epu8(__mmask16 m, __m256i a, __m256i b);
VDBPSADBW \_m128i \_mm128_dbsad_epu8(__m128i a, __m128i b);
VDBPSADBW \_m128i \_mm128_mask_dbsad_epu8(__m128i s, __mmask8 m, __m128i a, __m128i b);
VDBPSADBW \_m128i \_mm128_maskz_dbsad_epu8(__mmask8 m, __m128i a, __m128i b);
}

\textbf{SIMD Floating-Point Exceptions}

None

\textbf{Other Exceptions}

See Exceptions Type E4NF.nb.
VEXPANDPD—Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W1 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Expand packed double-precision floating-point values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VEXPANDPD xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Expand packed double-precision floating-point values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VEXPANDPD ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Expand packed double-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VEXPANDPD zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Expand (load) up to 8/4/2, contiguous, double-precision floating-point values of the input vector in the source operand (the second operand) to sparse elements in the destination operand (the first operand) selected by the writemask k1.

The destination operand is a ZMM/YMM/XMM register, the source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

The input vector starts from the lowest element in the source operand. The writemask register k1 selects the destination elements (a partial vector or sparse elements if less than 8 elements) to be replaced by the ascending elements in the input vector. Destination elements not selected by the writemask k1 are either unmodified or zeroed, depending on EVEX.z.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

Operation

**VEXPANDPD (EVEX encoded versions)**

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

\[k \leftarrow 0\]

**FOR** \[j \leftarrow 0 \text{ TO } KL-1\]

\[i \leftarrow j \times 64\]

IF \[k1[j] \text{ OR } \text{*no writemask*}\]

THEN

\[\text{DEST}[i+63:j] \leftarrow \text{SRC}[k+63:k] ;\]

\[k \leftarrow k + 64\]

ELSE

IF \[\text{*merging-masking*}\]

THEN \[\text{DEST}[i+63:j] \text{ remains unchanged*}\]

ELSE

THEN \[\text{DEST}[i+63:j] \leftarrow 0\]

Fi

ENDFOR

\[\text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0\]
Intel C/C++ Compiler Intrinsic Equivalent

VEXPANDPD __m512d _mm512_mask_expand_pd( __m512d s, __mmask8 k, __m512d a);
VEXPANDPD __m512d _mm512_maskz_expand_pd( __mmask8 k, __m512d a);
VEXPANDPD __m512d _mm512_mask_expandloadu_pd( __m512d s, __mmask8 k, void * a);
VEXPANDPD __m512d _mm512_maskz_expandloadu_pd( __mmask8 k, void * a);
VEXPANDPD __m256d _mm256_mask_expand_pd( __m256d s, __mmask8 k, __m256d a);
VEXPANDPD __m256d _mm256_maskz_expand_pd( __mmask8 k, __m256d a);
VEXPANDPD __m256d _mm256_mask_expandloadu_pd( __m256d s, __mmask8 k, void * a);
VEXPANDPD __m256d _mm256_maskz_expandloadu_pd( __mmask8 k, void * a);
VEXPANDPD __m128d _mm_mask_expand_pd( __m128d s, __mmask8 k, __m128d a);
VEXPANDPD __m128d _mm_maskz_expand_pd( __mmask8 k, __m128d a);
VEXPANDPD __m128d _mm_mask_expandloadu_pd( __m128d s, __mmask8 k, void * a);
VEXPANDPD __m128d _mm_maskz_expandloadu_pd( __mmask8 k, void * a);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E4.nb.

#UD If EVEX.vvvv != 111B.
VEXPANDPS—Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 88 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Expand packed single-precision floating-point values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VEXPANDPS xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 88 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Expand packed single-precision floating-point values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VEXPANDPS ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 88 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Expand packed single-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VEXPANDPS zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Expand (load) up to 16/8/4, contiguous, single-precision floating-point values of the input vector in the source operand (the second operand) to sparse elements of the destination operand (the first operand) selected by the writemask k1.

The destination operand is a ZMM/YMM/XMM register, the source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

The input vector starts from the lowest element in the source operand. The writemask k1 selects the destination elements (a partial vector or sparse elements if less than 16 elements) to be replaced by the ascending elements in the input vector. Destination elements not selected by the writemask k1 are either unmodified or zeroed, depending on EVEX.z.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

Operation

VEXPANDPS (EVEX encoded versions)

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

\(k \leftarrow 0\)

FOR \(j \leftarrow 0\) TO \(KL-1\)

\(i \leftarrow j \times 32\)

IF \(k1[j]\) OR *no writemask*

THEN

\(\text{DEST}[i+31:i] \leftarrow \text{SRC}[k+31:k];\)

\(k \leftarrow k + 32\)

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+31:i] remains unchanged* 

ELSE ; zeroing-masking

\(\text{DEST}[i+31:i] \leftarrow 0\)

FI

FI;

ENDFOR

\(\text{DEST}[\text{MAX}_V-1:V] \leftarrow 0\)
**Intel C/C++ Compiler Intrinsic Equivalent**

VEXPANDPS __m512 _mm512_mask_expand_ps( __m512 s, __mmask16 k, __m512 a);
VEXPANDPS __m512 _mm512_maskz_expand_ps( __mmask16 k, __m512 a);
VEXPANDPS __m512 _mm512_mask_expandloadu_ps( __m512 s, __mmask16 k, void * a);
VEXPANDPS __m512 _mm512_maskz_expandloadu_ps( __mmask16 k, void * a);
VEXPANDPD __m256 _mm256_mask_expand_ps( __m256 s, __mmask8 k, __m256 a);
VEXPANDPD __m256 _mm256_maskz_expand_ps( __mmask8 k, __m256 a);
VEXPANDPD __m256 _mm256_mask_expandloadu_ps( __m256 s, __mmask8 k, void * a);
VEXPANDPD __m256 _mm256_maskz_expandloadu_ps( __mmask8 k, void * a);
VEXPANDPD __m128 _mm_mask_expand_ps( __m128 s, __mmask8 k, __m128 a);
VEXPANDPD __m128 _mm_maskz_expand_ps( __mmask8 k, __m128 a);
VEXPANDPD __m128 _mm_mask_expandloadu_ps( __m128 s, __mmask8 k, void * a);
VEXPANDPD __m128 _mm_maskz_expandloadu_ps( __mmask8 k, void * a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4.nb.

#UD If EVEX.vvvv != 111B.
**VEXTRACTF128/VEXTRACTF32x4/VEXTRACTF64x2/VEXTRACTF32x8/VEXTRACTF64x4—Extract Packed Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.256.66.0F3A.W0 19 / r</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract 128 bits of packed floating-point values from ymm2 and store results in xmm1/m128.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 19 / r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Extract 128 bits of packed single-precision floating-point values from ymm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 19 / r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract 128 bits of packed single-precision floating-point values from zmm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 19 / r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Extract 128 bits of packed double-precision floating-point values from ymm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 19 / r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Extract 128 bits of packed double-precision floating-point values from zmm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 1B / r</td>
<td>T8</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Extract 256 bits of packed single-precision floating-point values from zmm2 and store results in ymm1/m256 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 1B / r</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract 256 bits of packed double-precision floating-point values from zmm2 and store results in ymm1/m256 subject to writemask k1.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction Operand Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op/En</td>
</tr>
<tr>
<td>RMI</td>
</tr>
<tr>
<td>T2, T4, T8</td>
</tr>
</tbody>
</table>

**Description**

VEXTRACTF128/VEXTRACTF32x4 and VEXTRACTF64x2 extract 128-bits of single-precision floating-point values from the source operand (the second operand) and store to the low 128-bit of the destination operand (the first operand). The 128-bit data extraction occurs at an 128-bit granular offset specified by imm8[0] (256-bit) or imm8[1:0] as the multiply factor. The destination may be either a vector register or an 128-bit memory location.

VEXTRACTF32x4: The low 128-bit of the destination operand is updated at 32-bit granularity according to the writemask.

VEXTRACTF32x8 and VEXTRACTF64x4 extract 256-bits of double-precision floating-point values from the source operand (second operand) and store to the low 256-bit of the destination operand (the first operand). The 256-bit data extraction occurs at an 256-bit granular offset specified by imm8[0] (256-bit) or imm8[0] as the multiply factor. The destination may be either a vector register or a 256-bit memory location.

VEXTRACTF64x4: The low 256-bit of the destination operand is updated at 64-bit granularity according to the writemask.
VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD. The high 6 bits of the immediate are ignored.

If VEXTRACTF128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.

**Operation**

**VEXTRACTF32x4 (EVEX encoded versions) when destination is a register**

VL = 256, 512

IF VL = 256

CASE (imm8[0]) OF

  0: TMP_DEST[127:0] ← SRC1[127:0]
  1: TMP_DEST[127:0] ← SRC1[255:128]

ESAC.

FI;

IF VL = 512

CASE (imm8[1:0]) OF

  00: TMP_DEST[127:0] ← SRC1[127:0]
  01: TMP_DEST[127:0] ← SRC1[255:128]
  10: TMP_DEST[127:0] ← SRC1[383:256]
  11: TMP_DEST[127:0] ← SRC1[511:384]

ESAC.

FI;

FOR j ← 0 TO 3

  i ← j * 32

  IF k1[j] OR *no writemask*

    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]

    ELSE

      IF *merging-masking* ; merging-masking

        THEN *DEST[i+31:i] remains unchanged*

        ELSE *zeroing-masking* ; zeroing-masking

          DEST[i+31:i] ← 0

      FI

  FI

ENDFOR

DEST[MAX_VL-1:128] ← 0

**VEXTRACTF32x4 (EVEX encoded versions) when destination is memory**

VL = 256, 512

IF VL = 256

CASE (imm8[0]) OF

  0: TMP_DEST[127:0] ← SRC1[127:0]
  1: TMP_DEST[127:0] ← SRC1[255:128]

ESAC.

FI;

IF VL = 512

CASE (imm8[1:0]) OF

  00: TMP_DEST[127:0] ← SRC1[127:0]
  01: TMP_DEST[127:0] ← SRC1[255:128]
  10: TMP_DEST[127:0] ← SRC1[383:256]
  11: TMP_DEST[127:0] ← SRC1[511:384]

ESAC.

FI;
FOR j ← 0 TO 3
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
        ELSE *DEST[i+31:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

VEXTRACTF64x2 (EVEX encoded versions) when destination is a register
VL = 256, 512
IF VL = 256
    CASE (imm8[0]) OF
        0: TMP_DEST[127:0] ← SRC1[127:0]
        1: TMP_DEST[127:0] ← SRC1[255:128]
    ESAC.
    FI;
IF VL = 512
    CASE (imm8[1:0]) OF
        00: TMP_DEST[127:0] ← SRC1[127:0]
        01: TMP_DEST[127:0] ← SRC1[255:128]
        10: TMP_DEST[127:0] ← SRC1[383:256]
        11: TMP_DEST[127:0] ← SRC1[511:384]
    ESAC.
    FI;
ENDFOR
FOR j ← 0 TO 1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:128] ← 0

VEXTRACTF64x2 (EVEX encoded versions) when destination is memory
VL = 256, 512
IF VL = 256
    CASE (imm8[0]) OF
        0: TMP_DEST[127:0] ← SRC1[127:0]
        1: TMP_DEST[127:0] ← SRC1[255:128]
    ESAC.
    FI;
IF VL = 512
    CASE (imm8[1:0]) OF
        00: TMP_DEST[127:0] ← SRC1[127:0]
        01: TMP_DEST[127:0] ← SRC1[255:128]
        10: TMP_DEST[127:0] ← SRC1[383:256]
        11: TMP_DEST[127:0] ← SRC1[511:384]
    ESAC.
Fl;

FOR j ← 0 TO 1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
        ELSE *DEST[i+63:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

VEXTRACTF32x8 (EVEX.U1.512 encoded version) when destination is a register
VL = 512
CASE (imm8[0]) OF
    0: TMP_DEST[255:0] ← SRC1[255:0]
    1: TMP_DEST[255:0] ← SRC1[511:256]
ESAC.

FOR j ← 0 TO 7
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
        ELSE
            IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:256] ← 0

VEXTRACTF64x4 (EVEX.512 encoded version) when destination is a register
VL = 512
CASE (imm8[0]) OF
    0: TMP_DEST[255:0] ← SRC1[255:0]
    1: TMP_DEST[255:0] ← SRC1[511:256]
ESAC.

FOR j ← 0 TO 3
    i ← j * 64
IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+63:i] ← 0
    FI
FI;
ENDFOR
DEST[MAX_VL-1:256] ← 0

**VEXTRACTF64x4 (EVEX.512 encoded version) when destination is memory**
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] ← SRC1[255:0]
  1: TMP_DEST[255:0] ← SRC1[511:256]
ESAC.

FOR j ← 0 TO 3
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE ; merging-masking
        *DEST[i+63:i] remains unchanged*
    FI;
ENDFOR

**VEXTRACTF128 (memory destination form)**
CASE (imm8[0]) OF
  0: DEST[127:0] ← SRC1[127:0]
  1: DEST[127:0] ← SRC1[255:128]
ESAC.

**VEXTRACTF128 (register destination form)**
CASE (imm8[0]) OF
  0: DEST[127:0] ← SRC1[127:0]
  1: DEST[127:0] ← SRC1[255:128]
ESAC.
DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VEXTRACTF32x4 __m128 __m512_extractf32x4_ps(__m512 a, const int nidx);
VEXTRACTF32x4 __m128 __m512_mask_extractf32x4_ps(__m128 s, __mmask8 k, __m512 a, const int nidx);
VEXTRACTF32x4 __m128 __m512_maskz_extractf32x4_ps( __mmask8 k, __m512 a, const int nidx);
VEXTRACTF32x4 __m128 __m256_extractf32x4_ps(__m256 a, const int nidx);
VEXTRACTF32x4 __m128 __m256_mask_extractf32x4_ps(__m256 s, __mmask8 k, __m256 a, const int nidx);
VEXTRACTF32x4 __m128 __m256_maskz_extractf32x4_ps( __mmask8 k, __m256 a, const int nidx);
VEXTRACTF32x8 __m256 __m512_extractf32x8_ps(__m512 a, const int nidx);
VEXTRACTF32x8 __m256 __m512_mask_extractf32x8_ps(__m512 s, __mmask8 k, __m512 a, const int nidx);
VEXTRACTF32x8 __m256 __m512_maskz_extractf32x8_ps( __mmask8 k, __m512 a, const int nidx);
VEXTRACTF64x2 __m128d __m512_extractf64x2_pd(__m512d a, const int nidx);
VEXTRACTF64x2 __m128d __m512_mask_extractf64x2_pd(__m512d s, __mmask8 k, __m512d a, const int nidx);
VEXTRACTF64x2 __m128d __m512_maskz_extractf64x2_pd( __mmask8 k, __m512d a, const int nidx);
VEXTRACTF64x2 __m128d __m256_extractf64x2_pd(__m256d a, const int nidx);

Ref. # 319433-023  5-207
VEXTRACTF64x2 __m128d __mm256_mask_extractf64x2_pd(__m128d s, __mmask8 k, __m256d a, const int nidx);
VEXTRACTF64x2 __m128d __mm256_maskz_extractf64x2_pd( __mmask8 k, __m256d a, const int nidx);
VEXTRACTF64x4 __m256d __mm512_extractf64x4_pd( __m512d a, const int nidx);
VEXTRACTF64x4 __m256d __mm512_mask_extractf64x4_pd(__m256d s, __mmask8 k, __m512d a, const int nidx);
VEXTRACTF64x4 __m256d __mm512_maskz_extractf64x4_pd( __mmask8 k, __m512d a, const int nidx);
VEXTRACTF128 __m128 __mm256_extractf128_ps ( __m256 a, int offset);
VEXTRACTF128 __m128d __mm256_extractf128_pd ( __m256d a, int offset);
VEXTRACTF128 __m128i__mm256_extractf128_si256( __m256i a, int offset);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 6;
EVEX-encoded instructions, see Exceptions Type E6NF.

#UD IF VEX.L = 0.
#UD IF VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
**VEXTRACTI128/VEXTRACTI32x4/VEXTRACTI64x2/VEXTRACTI32x8/VEXTRACTI64x4—Extract packed Integer Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.256.66.0F3A.W0 39 / r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Extract 128 bits of integer data from ymm2 and store results in xmm1/m128.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 39 / r ib</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Extract 128 bits of double-word integer values from ymm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 39 / r ib</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract 128 bits of double-word integer values from zmm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 39 / r ib</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Extract 128 bits of quad-word integer values from ymm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 39 / r ib</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Extract 128 bits of quad-word integer values from zmm2 and store results in xmm1/m128 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 3B / r ib</td>
<td>T8</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Extract 256 bits of double-word integer values from zmm2 and store results in ymm1/m256 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 3B / r ib</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract 256 bits of quad-word integer values from zmm2 and store results in ymm1/m256 subject to writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>T2, T4, T8</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

VEXTRACTI128/VEXTRACTI32x4 and VEXTRACTI64x2 extract 128-bits of doubleword integer values from the source operand (the second operand) and store to the low 128-bit of the destination operand (the first operand). The 128-bit data extraction occurs at an 128-bit granular offset specified by imm8[0] (256-bit) or imm8[1:0] as the multiply factor. The destination may be either a vector register or an 128-bit memory location.

VEXTRACTI32x4: The low 128-bit of the destination operand is updated at 32-bit granularity according to the writemask.

VEXTRACTI64x2: The low 128-bit of the destination operand is updated at 64-bit granularity according to the writemask.

VEXTRACTI32x8 and VEXTRACTI64x4 extract 256-bits of quadword integer values from the source operand (the second operand) and store to the low 256-bit of the destination operand (the first operand). The 256-bit data extraction occurs at an 256-bit granular offset specified by imm8[0] (256-bit) or imm8[0] as the multiply factor. The destination may be either a vector register or a 256-bit memory location.
VEXTRACTI32x8: The low 256-bit of the destination operand is updated at 32-bit granularity according to the writemask.

VEXTRACTI64x4: The low 256-bit of the destination operand is updated at 64-bit granularity according to the writemask.

VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

The high 7 bits (6 bits in EVEX.512) of the immediate are ignored.

If VEXTRACTI128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.

**Operation**

**VEXTRACTI32x4 (EVEX encoded versions) when destination is a register**

VL = 256, 512

IF VL = 256

CASE (imm8[0]) OF

0: TMP_DEST[127:0] ← SRC1[127:0]

1: TMP_DEST[127:0] ← SRC1[255:128]

ESAC.

FI;

IF VL = 512

CASE (imm8[1:0]) OF

00: TMP_DEST[127:0] ← SRC1[127:0]

01: TMP_DEST[127:0] ← SRC1[255:128]

10: TMP_DEST[127:0] ← SRC1[383:256]

11: TMP_DEST[127:0] ← SRC1[511:384]

ESAC.

FI;

FOR j ← 0 TO 3

i ← j * 32

IF k1[j] OR *no writemask*

THEN DEST[i+31:i] ← TMP_DEST[i+31:i]

ELSE

IF *merging-masking*  ; merging-masking

THEN *DEST[i+31:i] remains unchanged*

ELSE *zeroing-masking*  ; zeroing-masking

DEST[i+31:i] ← 0

FI

FI

ENDFOR

DEST[MAX_VL-1:128] ← 0

**VEXTRACTI32x4 (EVEX encoded versions) when destination is memory**

VL = 256, 512

IF VL = 256

CASE (imm8[0]) OF

0: TMP_DEST[127:0] ← SRC1[127:0]

1: TMP_DEST[127:0] ← SRC1[255:128]

ESAC.

FI;

IF VL = 512

CASE (imm8[1:0]) OF

00: TMP_DEST[127:0] ← SRC1[127:0]

01: TMP_DEST[127:0] ← SRC1[255:128]

10: TMP_DEST[127:0] ← SRC1[383:256]
11: TMP_DEST[127:0] ← SRC1[511:384]
ESAC.
FI;
FOR j ← 0 TO 3
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
        ELSE *DEST[i+31:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

VEXTRACTI64x2 (EVEX encoded versions) when destination is a register
VL = 256, 512
IF VL = 256
    CASE (imm8[0]) OF
    0: TMP_DEST[127:0] ← SRC1[127:0]
    1: TMP_DEST[127:0] ← SRC1[255:128]
    ESAC.
    FI;
IF VL = 512
    CASE (imm8[1:0]) OF
    00: TMP_DEST[127:0] ← SRC1[127:0]
    01: TMP_DEST[127:0] ← SRC1[255:128]
    10: TMP_DEST[127:0] ← SRC1[383:256]
    11: TMP_DEST[127:0] ← SRC1[511:384]
    ESAC.
    FI;
FOR j ← 0 TO 1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
        ELSE IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+63:i] ← 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:128] ← 0

VEXTRACTI64x2 (EVEX encoded versions) when destination is memory
VL = 256, 512
IF VL = 256
    CASE (imm8[0]) OF
    0: TMP_DEST[127:0] ← SRC1[127:0]
    1: TMP_DEST[127:0] ← SRC1[255:128]
    ESAC.
    FI;
IF VL = 512
    CASE (imm8[1:0]) OF
    00: TMP_DEST[127:0] ← SRC1[127:0]
01: TMP_DEST[127:0] \leftarrow SRC1[255:128]  
10: TMP_DEST[127:0] \leftarrow SRC1[383:256]  
11: TMP_DEST[127:0] \leftarrow SRC1[511:384]  
ESAC.
Fi;

FOR j \leftarrow 0 TO 1
  i \leftarrow j \times 64  
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] \leftarrow TMP_DEST[i+63:i]
    ELSE *DEST[i+63:i] remains unchanged* ; merging-masking
  FI;
ENDFOR

VEXTRACTI32x8 (EVEX.U1.512 encoded version) when destination is a register
VL = 512
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] \leftarrow SRC1[255:0]
  1: TMP_DEST[255:0] \leftarrow SRC1[511:256]
ESAC.

FOR j \leftarrow 0 TO 7
  i \leftarrow j \times 32  
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] \leftarrow TMP_DEST[i+31:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*  
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+31:i] \leftarrow 0
      FI
    FI;
ENDFOR

DEST[MAX_VL-1:256] \leftarrow 0

VEXTRACTI32x8 (EVEX.U1.512 encoded version) when destination is memory
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] \leftarrow SRC1[255:0]
  1: TMP_DEST[255:0] \leftarrow SRC1[511:256]
ESAC.

FOR j \leftarrow 0 TO 7
  i \leftarrow j \times 32  
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] \leftarrow TMP_DEST[i+31:i]
    ELSE *DEST[i+31:i] remains unchanged* ; merging-masking
  FI;
ENDFOR

VEXTRACTI64x4 (EVEX.512 encoded version) when destination is a register
VL = 512
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] \leftarrow SRC1[255:0]
  1: TMP_DEST[255:0] \leftarrow SRC1[511:256]
ESAC.

FOR j ← 0 TO 3
   i ← j * 64
   IF k1[j] OR *no writemask*
      THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST*[i+63:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+63:i] ← 0
   FI
ENDFOR

DEST[MAX_VL-1:256] ← 0

VEXTRACTI64x4 (EVEX.512 encoded version) when destination is memory
CASE (imm8[0]) OF
   0: TMP_DEST[255:0] ← SRC1[255:0]
   1: TMP_DEST[255:0] ← SRC1[511:256]
ESAC.

FOR j ← 0 TO 3
   i ← j * 64
   IF k1[j] OR *no writemask*
      THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
      ELSE *DEST*[i+63:i] remains unchanged* ; merging-masking
   FI;
ENDFOR

VEXTRACTI128 (memory destination form)
CASE (imm8[0]) OF
   0: DEST[127:0] ← SRC1[127:0]
   1: DEST[127:0] ← SRC1[255:128]
ESAC.

VEXTRACTI128 (register destination form)
CASE (imm8[0]) OF
   0: DEST[127:0] ← SRC1[127:0]
   1: DEST[127:0] ← SRC1[255:128]
ESAC.

DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VEXTRACTI32x4 __m128i _mm512_extracti32x4_epi32(__m512i a, const int nidx);
VEXTRACTI32x4 __m128i _mm512_mask_extracti32x4_epi32(__m512i s, __mmask8 k, __m512i a, const int nidx);
VEXTRACTI32x4 __m128i _mm512_maskz_extracti32x4_epi32( __mmask8 k, __m512i a, const int nidx);
VEXTRACTI32x4 __m128i _mm256_extracti32x4_epi32(__m256i a, const int nidx);
VEXTRACTI32x4 __m128i _mm256_mask_extracti32x4_epi32(__m256i s, __mmask8 k, __m256i a, const int nidx);
VEXTRACTI32x4 __m128i _mm256_maskz_extracti32x4_epi32( __mmask8 k, __m256i a, const int nidx);
VEXTRACTI32x8 __m256i _mm512_extracti32x8_epi32(__m512i a, const int nidx);
VEXTRACTI32x8 __m256i _mm512_mask_extracti32x8_epi32(__m512i s, __mmask8 k, __m512i a, const int nidx);
VEXTRACTI32x8 __m256i _mm512_maskz_extracti32x8_epi32( __mmask8 k, __m512i a, const int nidx);
VEXTRACTI64x2 __m128i _mm512_extracti64x2_epi64(__m512i a, const int nidx);
VEXTRACTI64x2 __m128i _mm512_mask_extracti64x2_epi64(__m512i s, __mmask8 k, __m512i a, const int nidx);
VEXTRACTI64x2 __m128i __mm512_maskz_extracti64x2_epi64( __mmask8 k, __m512i a, const int nidx);
VEXTRACTI64x2 __m128i __mm256_extracti64x2_epi64( __m256i a, const int nidx);
VEXTRACTI64x2 __m128i __mm256_mask_extracti64x2_epi64( __m128i s, __mmask8 k, __m256i a, const int nidx);
VEXTRACTI64x2 __m128i __mm256_maskz_extracti64x2_epi64( __mmask8 k, __m256i a, const int nidx);
VEXTRACTI64x4 __m256i __mm512_extracti64x4_epi64( __m512i a, const int nidx);
VEXTRACTI64x4 __m256i __mm512_mask_extracti64x4_epi64( __m512i s, __mmask8 k, __m512i a, const int nidx);
VEXTRACTI64x4 __m256i __mm512_maskz_extracti64x4_epi64( __mmask8 k, __m512i a, const int nidx);
VEXTRACTI128 __m128i __mm256_extracti128_si256( __m256i a, int offset);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 6;
EVEX-encoded instructions, see Exceptions Type E6NF.

#UD IF VEX.L = 0.

#UD IF VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
**EXTRACTPS—Extract Packed Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 3A 17 /r ib</td>
<td>RMI</td>
<td>VV</td>
<td>SSE4_1</td>
<td>Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32. Zero extend the results in 64-bit register if applicable.</td>
</tr>
<tr>
<td>VEXTRACTPS reg/m32, xmm1, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32. Zero extend the results in 64-bit register if applicable.</td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.W1G 17 /r ib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32. Zero extend the results in 64-bit register if applicable.</td>
</tr>
<tr>
<td>VEXTRACTPS reg/m32, xmm1, imm8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32. Zero extend the results in 64-bit register if applicable.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Extracts a single-precision floating-point value from the source operand (second operand) at the 32-bit offset specified from imm8. Immediate bits higher than the most significant offset for the vector length are ignored.

The extracted single-precision floating-point value is stored in the low 32-bits of the destination operand. In 64-bit mode, destination register operand has default operand size of 64 bits. The upper 32-bits of the register are filled with zero. REX.W is ignored.

VEX.128 and EVEX encoded version: When VEX.W1 or EVEX.W1 form is used in 64-bit mode with a general purpose register (GPR) as a destination operand, the packed single quantity is zero extended to 64 bits.

VEX.vvvv/EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

128-bit Legacy SSE version: When a REX.W prefix is used in 64-bit mode with a general purpose register (GPR) as a destination operand, the packed single quantity is zero extended to 64 bits.

The source register is an XMM register. Imm8[1:0] determine the starting DWORD offset from which to extract the 32-bit floating-point value.

If VEXTRACTPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

**Operation**

VEXTRACTPS (EVEX and VEX.128 encoded version)

\[
SRC_{OFFSET} \leftarrow \text{Imm8}[1:0] \\
\text{IF (64-Bit Mode and DEST is register)} \\
\quad \text{DEST}[31:0] \leftarrow (\text{SRC}[127:0] \gg (\text{SRC}_{OFFSET}*32)) \text{ AND } \text{FFFF0000h} \\
\quad \text{DEST}[63:32] \leftarrow 0 \\
\text{ELSE} \\
\quad \text{DEST}[31:0] \leftarrow (\text{SRC}[127:0] \gg (\text{SRC}_{OFFSET}*32)) \text{ AND } \text{FFFF0000h} \\
\text{FI}
\]

Ref. # 319433-023 5-215
EXTRACTPS (128-bit Legacy SSE version)
SRC_OFFSET ← IMM8[1:0]
IF (64-Bit Mode and DEST is register)
   DEST[31:0] ← (SRC[127:0] >> (SRC_OFFSET*32)) AND 0FFFFFFFFh
   DEST[63:32] ← 0
ELSE
   DEST[31:0] ← (SRC[127:0] >> (SRC_OFFSET*32)) AND 0FFFFFFFFh
FI

Intel C/C++ Compiler Intrinsic Equivalent
EXTRACTPS int __m128 _mm_extract_ps (__m128 a, const int idx);

SIMD Floating-Point Exceptions
None

Other Exceptions
VEX-encoded instructions, see Exceptions Type 5; Additionally
EVEX-encoded instructions, see Exceptions Type E9NF.
#UD IF VEX.L = 0.
#UD IF VEX.vvvv != 1111B or EVEX.vvv != 111B.
VFIXUPIMMPD—Fix Up Special Packed Float64 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 54 /r ib</td>
<td>FV/V</td>
<td>AVX512VL</td>
<td>Fix up special numbers in float64 vector xmm1, float64 vector xmm2 and int64 vector xmm3/m128/m64bcst and store the result in xmm1, under writemask.</td>
<td></td>
</tr>
<tr>
<td>VFIXUPIMMPD xmm1 [k1][z], xmm2, xmm3/m128/m64bcst, imm8</td>
<td></td>
<td>AVX512F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 54 /r ib</td>
<td>FV/V</td>
<td>AVX512VL</td>
<td>Fix up special numbers in float64 vector ymm1, float64 vector ymm2 and int64 vector ymm3/m256/m64bcst and store the result in ymm1, under writemask.</td>
<td></td>
</tr>
<tr>
<td>VFIXUPIMMPD ymm1 [k1][z], ymm2, ymm3/m256/m64bcst, imm8</td>
<td></td>
<td>AVX512F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 54 /r ib</td>
<td>FV/V</td>
<td>AVX512F</td>
<td>Fix up elements of float64 vector in zmm2 using int64 vector table in zmm3/m512/m64bcst, combine with preserved elements from zmm1, and store the result in zmm1.</td>
<td></td>
</tr>
<tr>
<td>VFIXUPIMMPD zmm1 [k1][z], zmm2, zmm3/m512/m64bcst{sae}, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description
Perform fix-up of quad-word elements encoded in double-precision floating-point format in the first source operand (the second operand) using a 32-bit, two-level look-up table specified in the corresponding quadword element of the second source operand (the third operand) with exception reporting specifier imm8. The elements that are fixed-up are selected by mask bits of 1 specified in the opmask k1. Mask bits of 0 in the opmask k1 or table response action of 0000b preserves the corresponding element of the first operand. The fixed-up elements from the first source operand and the preserved element in the first operand are combined as the final results in the destination operand (the first operand).

The destination and the first source operands are ZMM/YMM/XMM registers. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location.

The two-level look-up table perform a fix-up of each DP FP input data in the first source operand by decoding the input data encoding into 8 token types. A response table is defined for each token type that converts the input encoding in the first source operand with one of 16 response actions.

This instruction is specifically intended for use in fixing up the results of arithmetic calculations involving one source so that they match the spec, although it is generally useful for fixing up the results of multiple-instruction sequences to reflect special-number inputs. For example, consider rcp(0). Input 0 to rcp, and you should get INF according to the DX10 spec. However, evaluating rcp via Newton-Raphson, where x=approx(1/0), yields an incorrect result. To deal with this, VFIXUPIMMPD can be used after the N-R reciprocal sequence to set the result to the correct value (i.e. INF when the input is 0).

If MXCSR.DAZ is not set, denormal input elements in the first source operand are considered as normal inputs and do not trigger any fixup nor fault reporting.

Imm8 is used to set the required flags reporting. It supports #ZE and #IE fault reporting (see details below). MXCSR mask bits are ignored and are treated as if all mask bits are set to masked response). If any of the imm8 bits is set and the condition met for fault reporting, MXCSR.IE or MXCSR.ZE might be updated.

This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 are computed and stored into zmm1. Elements in the destination with the corresponding bit clear in k1 retain their previous values or are set to 0.
Operation

enum TOKEN_TYPE
{
    QNAN_TOKEN <<= 0,
    SNAN_TOKEN <<= 1,
    ZERO_VALUE_TOKEN <<= 2,
    POS_ONE_VALUE_TOKEN <<= 3,
    NEG_INF_TOKEN <<= 4,
    POS_INF_TOKEN <<= 5,
    NEG_VALUE_TOKEN <<= 6,
    POS_VALUE_TOKEN <<= 7
}

FIXUPIMM_DP (dest[63:0], src1[63:0], tbl3[63:0], imm8[7:0])
{tsrc[63:0] <<= ((src1[62:52] = 0) AND (MXCSR.DAZ = 1)) ? 0.0 : src1[63:0]
CASE(tsrc[63:0] of TOKEN_TYPE){
    QNAN_TOKEN: j <<= 0;
    SNAN_TOKEN: j <<= 1;
    ZERO_VALUE_TOKEN: j <<= 2;
    POS_ONE_VALUE_TOKEN: j <<= 3;
    NEG_INF_TOKEN: j <<= 4;
    POS_INF_TOKEN: j <<= 5;
    NEG_VALUE_TOKEN: j <<= 6;
    POS_VALUE_TOKEN: j <<= 7;
} ; end source special CASE(tsrc...)

token_response[3:0] = tbl3[3+4*j:4*j];
CASE(token_response[3:0]){
    0000: dest[63:0] <<= dest[63:0]; ; preserve content of DEST
    0001: dest[63:0] <<= tsrc[63:0]; ; pass through src1 normal input value, denormal as zero
    0010: dest[63:0] <<= QNaN(tsrc[63:0]);
    0011: dest[63:0] <<= QNaN_Indefinite;
    0100: dest[63:0] <<= -INF;
    0101: dest[63:0] <<= +INF;
    0111: dest[63:0] <<= -0;
    1000: dest[63:0] <<= +0;
    1001: dest[63:0] <<= -1;
    1010: dest[63:0] <<= +1;
    1011: dest[63:0] <<= ½;
    1100: dest[63:0] <<= 90.0;
    1101: dest[63:0] <<= Pi/2;
    1110: dest[63:0] <<= MAX_FLOAT;
    1111: dest[63:0] <<= -MAX_FLOAT;
} ; end of token_response CASE

; The required fault reporting from imm8 is extracted
; TOKENs are mutually exclusive and TOKENs priority defines the order.
; Multiple faults related to a single token can occur simultaneously.
IF (tsrc[63:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[0] then set #ZE;
IF (tsrc[63:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[1] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[2] then set #ZE;
IF (tsrc[63:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[3] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: SNAN_TOKEN) AND imm8[4] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: NEG_INF_TOKEN) AND imm8[5] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: NEG_VALUE_TOKEN) AND imm8[6] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: POS_INF_TOKEN) AND imm8[7] then set #IE;

end fault reporting

return dest[63:0];

} ; end of FIXUPIMM_DP()

VFIXUPIMMPD

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN
          DEST[i+63:i] ← FIXUPIMM_DP(DEST[i+63:i], SRC1[i+63:i], SRC2[63:0], imm8 [7:0])
        ELSE
          DEST[i+63:i] ← FIXUPIMM_DP(DEST[i+63:i], SRC1[i+63:i], SRC2[i+63:i], imm8 [7:0])
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE DEST[i+63:i] ← 0 ; zeroing-masking
      FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

Immediate Control Description:

![Immediate Control Description Diagram](image-url)

**Figure 5-19. VFIXUPIMMPD Immediate Control Description**
Intel C/C++ Compiler Intrinsic Equivalent

VFIXUPIMMPD __m512d __mm512_fixupimm_pd(__m512d a, __m512i tbl, int imm);
VFIXUPIMMPD __m512d __mm512_mask_fixupimm_pd(__m512d s, __mmask8 k, __m512d a, __m512i tbl, int imm);
VFIXUPIMMPD __m512d __mm512_maskz_fixupimm_pd(__mmask8 k, __m512d a, __m512i tbl, int imm);
VFIXUPIMMPD __m512d __mm512_fixupimm_round_pd(__m512d a, __m512i tbl, int imm, int sae);
VFIXUPIMMPD __m512d __mm512_mask_fixupimm_round_pd(__m512d s, __mmask8 k, __m512d a, __m512i tbl, int imm, int sae);
VFIXUPIMMPD __m512d __mm512_maskz_fixupimm_round_pd(__mmask8 k, __m512d a, __m512i tbl, int imm, int sae);
VFIXUPIMMPD __m256d __mm256_fixupimm_pd(__m256d a, __m256i tbl, int imm);
VFIXUPIMMPD __m256d __mm256_mask_fixupimm_pd(__m256d s, __mmask8 k, __m256d a, __m256i tbl, int imm);
VFIXUPIMMPD __m256d __mm256_maskz_fixupimm_pd(__mmask8 k, __m256d a, __m256i tbl, int imm);
VFIXUPIMMPD __m128d __mm128_fixupimm_pd(__m128d a, __m128i tbl, int imm);
VFIXUPIMMPD __m128d __mm128_mask_fixupimm_pd(__m128d s, __mmask8 k, __m128d a, __m128i tbl, int imm);
VFIXUPIMMPD __m128d __mm128_maskz_fixupimm_pd(__mmask8 k, __m128d a, __m128i tbl, int imm);

SIMD Floating-Point Exceptions

Zero, Invalid

Other Exceptions

See Exceptions Type E2.
VFIXUPIMMPS—Fix Up Special Packed Float32 Values

### Instruction Encoding

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
</table>
| EVEX.NDS.128.66.0F3A.W0 54 /r  
VFIXUPIMMPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst, imm8 | FV | V/V | AVX512VL  
AVX512F | Fix up special numbers in float32 vector xmm1, float32 vector xmm2 and int32 vector xmm3/m128/m32bcst and store the result in xmm1, under writemask. |
| EVEX.NDS.256.66.0F3A.W0 54 /r  
VFIXUPIMMPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst, imm8 | FV | V/V | AVX512VL  
AVX512F | Fix up special numbers in float32 vector ymm1, float32 vector ymm2 and int32 vector ymm3/m256/m32bcst and store the result in ymm1, under writemask. |
| EVEX.NDS.512.66.0F3A.W0 54 /r ib  
VFIXUPIMMPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst{sae}, imm8 | FV | V/V | AVX512F | Fix up elements of float32 vector in zmm2 using int32 vector table in zmm3/m512/m32bcst, combine with preserved elements from zmm1, and store the result in zmm1. |

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

### Description

Perform fix-up of doubleword elements encoded in single-precision floating-point format in the first source operand (the second operand) using a 32-bit, two-level look-up table specified in the corresponding doubleword element of the second source operand (the third operand) with exception reporting specifier imm8. The elements that are fixed-up are selected by mask bits of 1 specified in the opmask k1. Mask bits of 0 in the opmask k1 or table response action of 0000b preserves the corresponding element of the first operand. The fixed-up elements from the first source operand and the preserved element in the first operand are combined as the final results in the destination operand (the first operand).

The destination and the first source operands are ZMM/YMM/XMM registers. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location.

The two-level look-up table perform a fix-up of each SP FP input data in the first source operand by decoding the input data encoding into 8 token types. A response table is defined for each token type that converts the input encoding in the first source operand with one of 16 response actions.

This instruction is specifically intended for use in fixing up the results of arithmetic calculations involving one source so that they match the spec, although it is generally useful for fixing up the results of multiple-instruction sequences to reflect special-number inputs. For example, consider rcp(0). Input 0 to rcp, and you should get INF according to the DX10 spec. However, evaluating rcp via Newton-Raphson, where x=approx(1/0), yields an incorrect result. To deal with this, VFIXUPIMMPS can be used after the N-R reciprocal sequence to set the result to the correct value (i.e. INF when the input is 0).

If MXCSR.DAZ is not set, denormal input elements in the first source operand are considered as normal inputs and do not trigger any fixup nor fault reporting.

Imm8 is used to set the required flags reporting. It supports #ZE and #IE fault reporting (see details below). MXCSR.DAZ is used and refer to zmm2 only (i.e. zmm1 is not considered as zero in case MXCSR.DAZ is set). MXCSR mask bits are ignored and are treated as if all mask bits are set to masked response). If any of the imm8 bits is set and the condition met for fault reporting, MXCSR.IE or MXCSR.ZE might be updated.
Operation

enum TOKEN_TYPE
{
    QNAN_TOKEN ← 0,
    SNAN_TOKEN ← 1,
    ZERO_VALUE_TOKEN ← 2,
    POS_ONE_VALUE_TOKEN ← 3,
    NEG_INF_TOKEN ← 4,
    POS_INF_TOKEN ← 5,
    NEG_VALUE_TOKEN ← 6,
    POS_VALUE_TOKEN ← 7
}

FIXUPIMM_SP (dest[31:0], src1[31:0], tbl3[31:0], imm8 [7:0]) {
    tsrc[31:0] ← ((src1[30:23] = 0) AND (MXCSR.DAZ =1)) ? 0.0 : src1[31:0]
    CASE(tsrc[63:0] of TOKEN_TYPE) {
        QNAN_TOKEN: j ← 0;
        SNAN_TOKEN: j ← 1;
        ZERO_VALUE_TOKEN: j ← 2;
        POS_ONE_VALUE_TOKEN: j ← 3;
        NEG_INF_TOKEN: j ← 4;
        POS_INF_TOKEN: j ← 5;
        NEG_VALUE_TOKEN: j ← 6;
        POS_VALUE_TOKEN: j ← 7;
    }
    token_response[3:0] = tbl3[3+4*j:4*j];
    CASE(token_response[3:0]) {
        0000: dest[31:0] ← dest[31:0];   ; preserve content of DEST
        0001: dest[31:0] ← tsrc[31:0];   ; pass through src1 normal input value, denormal as zero
        0010: dest[31:0] ← QNaN(tsrc[31:0]);
        0011: dest[31:0] ← QNaN_Indefinite;
        0100: dest[31:0] ← -INF;
        0101: dest[31:0] ← +INF;
        0111: dest[31:0] ← -0;
        1000: dest[31:0] ← +0;
        1001: dest[31:0] ← -1;
        1010: dest[31:0] ← +1;
        1011: dest[31:0] ← ½;
        1100: dest[31:0] ← 90.0;
        1101: dest[31:0] ← Pi/2;
        1110: dest[31:0] ← MAX_FLOAT;
        1111: dest[31:0] ← -MAX_FLOAT;
    }
}

; The required fault reporting from imm8 is extracted
; TOKENs are mutually exclusive and TOKENs priority defines the order.
; Multiple faults related to a single token can occur simultaneously.
IF (tsrc[31:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[0] then set #ZE;
IF (tsrc[31:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[1] then set #IE;
IF (tsrc[31:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[2] then set #ZE;
IF (tsrc[31:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[3] then set #IE;
IF (tsrc[31:0] of TOKEN_TYPE: SNAN_TOKEN) AND imm8[4] then set #IE;
IF (tsrc[31:0] of TOKEN_TYPE: NEG_INF_TOKEN) AND imm8[5] then set #IE;
IF (tsrc[31:0] of TOKEN_TYPE: NEG_VALUE_TOKEN) AND imm8[6] then set #IE;
IF (tsrc[31:0] of TOKEN_TYPE: POS_INF_TOKEN) AND imm8[7] then set #IE;
; end fault reporting
return dest[31:0];
} ; end of FIXUPIMM_SP()

VFIXUPIMMPS (EVEX)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN
                    DEST[i+31:i] ← FIXUPIMM_SP(DEST[i+31:i], SRC1[i+31:i], SRC2[31:0], imm8 [7:0])
                ELSE
                    DEST[i+31:i] ← FIXUPIMM_SP(DEST[i+31:i], SRC1[i+31:i], SRC2[i+31:i], imm8 [7:0])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
                ELSE  DEST[i+31:i] ← 0 ; zeroing-masking
            FI
        FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Immediate Control Description:

![Immediate Control Description Diagram](image-url)
Intel C/C++ Compiler Intrinsic Equivalent

VFIXUPIMMPS __m512 _mm512_fixupimm_ps( __m512 a, __m512i tbl, int imm);
VFIXUPIMMPS __m512 _mm512_mask_fixupimm_ps( __m512 s, __mmask16 k, __m512 a, __m512i tbl, int imm);
VFIXUPIMMPS __m512 _mm512_maskz_fixupimm_ps( __mmask16 k, __m512 a, __m512i tbl, int imm);
VFIXUPIMMPS __m512 _mm512_fixupimm_round_ps( __m512 a, __m512i tbl, int imm, int sae);
VFIXUPIMMPS __m512 _mm512_mask_fixupimm_round_ps( __m512 s, __mmask16 k, __m512 a, __m512i tbl, int imm, int sae);
VFIXUPIMMPS __m512 _mm512_maskz_fixupimm_round_ps( __mmask16 k, __m512 a, __m512i tbl, int imm, int sae);
VFIXUPIMMPS __m256 _mm256_fixupimm_ps( __m256 a, __m256i tbl, int imm);
VFIXUPIMMPS __m256 _mm256_mask_fixupimm_ps( __m256 s, __mmask8 k, __m256 a, __m256i tbl, int imm);
VFIXUPIMMPS __m256 _mm256_maskz_fixupimm_ps( __mmask8 k, __m256 a, __m256i tbl, int imm);
VFIXUPIMMPS __m128 _mm128_fixupimm_ps( __m128 a, __m128i tbl, int imm);
VFIXUPIMMPS __m128 _mm128_mask_fixupimm_ps( __m128 s, __mmask8 k, __m128 a, __m128i tbl, int imm);
VFIXUPIMMPS __m128 _mm128_maskz_fixupimm_ps( __mmask8 k, __m128 a, __m128i tbl, int imm);

SIMD Floating-Point Exceptions

Zero, Invalid

Other Exceptions

See Exceptions Type E2.
VFIXUPIMMSD—Fix Up Special Scalar Float64 Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W1 T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Fix up a float64 number in the low quadword element of xmm2 using scalar int32 table in xmm3/m64 and store the result in xmm1.</td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

Perform a fix-up of the low quadword element encoded in double-precision floating-point format in the first source operand (the second operand) using a 32-bit, two-level look-up table specified in the low quadword element of the second source operand (the third operand) with exception reporting specifier imm8. The element that is fixed-up is selected by mask bit of 1 specified in the opmask k1. Mask bit of 0 in the opmask k1 or table response action of 0000b preserves the corresponding element of the first operand. The fixed-up element from the first source operand or the preserved element in the first operand becomes the low quadword element of the destination operand (the first operand). Bits 127:64 of the destination operand is copied from the corresponding bits of the first source operand. The destination and first source operands are XMM registers. The second source operand can be a XMM register or a 64-bit memory location.

The two-level look-up table perform a fix-up of each DP FP input data in the first source operand by decoding the input data encoding into 8 token types. A response table is defined for each token type that converts the input encoding in the first source operand with one of 16 response actions.

This instruction is specifically intended for use in fixing up the results of arithmetic calculations involving one source so that they match the spec, although it is generally useful for fixing up the results of multiple-instruction sequences to reflect special-number inputs. For example, consider rcp(0). Input 0 to rcp, and you should get INF according to the DX10 spec. However, evaluating rcp via Newton-Raphson, where x=approx(1/0), yields an incorrect result. To deal with this, VFIXUPIMMMPD can be used after the N-R reciprocal sequence to set the result to the correct value (i.e. INF when the input is 0).

If MXCSR.DAZ is not set, denormal input elements in the first source operand are considered as normal inputs and do not trigger any fixup nor fault reporting.

Imm8 is used to set the required flags reporting. It supports #ZE and #IE fault reporting (see details below).

MXCSR.DAZ is used and refer to zmm2 only (i.e. zmm1 is not considered as zero in case MXCSR.DAZ is set).

MXCSR mask bits are ignored and are treated as if all mask bits are set to masked response). If any of the imm8 bits is set and the condition met for fault reporting, MXCSR.IE or MXCSR.ZE might be updated.

**Operation**

```c
enum TOKEN_TYPE {
    QNAN_TOKEN ← 0,
    SNAN_TOKEN ← 1,
    ZERO_VALUE_TOKEN ← 2,
    POS_ONE_VALUE_TOKEN ← 3,
    NEG_INF_TOKEN ← 4,
    POS_INF_TOKEN ← 5,
    NEG_VALUE_TOKEN ← 6,
    POS_VALUE_TOKEN ← 7
}
```
FIXUPIMM_DP (dest[63:0], src1[63:0], tbl3[63:0], imm8 [7:0])

tsrc[63:0] ← ((src1[62:52] = 0) AND (MXCSR.DAZ =1)) ? 0.0 : src1[63:0]

CASE(tsrc[63:0] of TOKEN_TYPE) {
    QNAN_TOKEN: j ← 0;
    SNAN_TOKEN: j ← 1;
    ZERO_VALUE_TOKEN: j ← 2;
    POS_ONE_VALUE_TOKEN: j ← 3;
    NEG_INF_TOKEN: j ← 4;
    POS_INF_TOKEN: j ← 5;
    NEG_VALUE_TOKEN: j ← 6;
    POS_VALUE_TOKEN: j ← 7;
} ; end source special CASE(tsrc...)

; The required response from src3 table is extracted
token_response[3:0] = tbl3[3+4*j:4*j];

CASE(token_response[3:0]) {
    0000: dest[63:0] ← dest[63:0] ; preserve content of DEST
    0001: dest[63:0] ← tsrc[63:0]; ; pass through src1 normal input value, denormal as zero
    0010: dest[63:0] ← QNaN(tsrc[63:0]);
    0011: dest[63:0] ← QNaN_Indefinite;
    0100:dest[63:0] ← -INF;
    0101: dest[63:0] ← +INF;
    0111: dest[63:0] ← -0;
    1000: dest[63:0] ← +0;
    1001: dest[63:0] ← -1;
    1010: dest[63:0] ← +1;
    1011: dest[63:0] ← ½;
    1100: dest[63:0] ← 90.0;
    1101: dest[63:0] ← PI/2;
    1110: dest[63:0] ← MAX_FLOAT;
    1111: dest[63:0] ← -MAX_FLOAT;
} ; end of token_response CASE

; The required fault reporting from imm8 is extracted
; TOKENs are mutually exclusive and TOKENs priority defines the order.
; Multiple faults related to a single token can occur simultaneously.
IF (tsrc[63:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[0] then set #ZE;
IF (tsrc[63:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[1] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[2] then set #ZE;
IF (tsrc[63:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[3] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: SNAN_TOKEN) AND imm8[4] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: NEG_INF_TOKEN) AND imm8[5] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: NEG_VALUE_TOKEN) AND imm8[6] then set #IE;
IF (tsrc[63:0] of TOKEN_TYPE: POS_INF_TOKEN) AND imm8[7] then set #IE;
; end fault reporting
return dest[63:0];
} ; end of FIXUPIMM_DP()
**VFIXUPIMMSD (EVEX encoded version)**

IF k1[0] OR *no writemask*
THEN DEST[63:0] ← FIXUPIMM_DP(DEST[63:0], SRC1[63:0], SRC2[63:0], imm8[7:0])
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[63:0] remains unchanged*
ELSE DEST[63:0] ← 0 ; zeroing-masking
FI

Ft;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

Immediate Control Description:

![Figure 5-21. VFIXUPIMMSD Immediate Control Description](image)

**Intel C/C++ Compiler Intrinsic Equivalent**

VFIXUPIMMSD__m128d _mm_fixupimm_sd(_m128d a, _m128i tbl, int imm);
VFIXUPIMMSD__m128d _mm_mask_fixupimm_sd(__m128d s, __mmask8 k, __m128d a, __m128i tbl, int imm);
VFIXUPIMMSD__m128d _mm_maskz_fixupimm_sd(__mmask8 k, __m128d a, __m128i tbl, int imm);
VFIXUPIMMSD__m128d _mm_fixupimm_round_sd(__m128d a, __m128i tbl, int imm, int sae);
VFIXUPIMMSD__m128d _mm_mask_fixupimm_round_sd(__m128d s, __mmask8 k __m128d a, __m128i tbl, int imm, int sae);
VFIXUPIMMSD__m128d _mm_maskz_fixupimm_round_sd(__mmask8 k, __m128d a, __m128i tbl, int imm, int sae);

**SIMD Floating-Point Exceptions**

Zero, Invalid

**Other Exceptions**

See Exceptions Type E3.
**VFIXUPIMMSS—Fix Up Special Scalar Float32 Value**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W0 55 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Fix up a float32 number in the low doubleword element in xmm2 using scalar int32 table in xmm3/m32 and store the result in xmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

Perform a fix-up of the low doubleword element encoded in single-precision floating-point format in the first source operand (the second operand) using a 32-bit, two-level look-up table specified in the low doubleword element of the second source operand (the third operand) with exception reporting specifier imm8. The element that is fixed-up is selected by mask bit of 1 specified in the opmask k1. Mask bit of 0 in the opmask k1 or table response action of 0000b preserves the corresponding element of the first operand. The fixed-up element from the first source operand or the preserved element in the first operand becomes the low doubleword element of the destination operand (the first operand) Bits 127:32 of the destination operand is copied from the corresponding bits of the first source operand. The destination and first source operands are XMM registers. The second source operand can be a XMM register or a 32-bit memory location.

The two-level look-up table perform a fix-up of each SP FP input data in the first source operand by decoding the input data encoding into 8 token types. A response table is defined for each token type that converts the input encoding in the first source operand with one of 16 response actions.

This instruction is specifically intended for use in fixing up the results of arithmetic calculations involving one source so that they match the spec, although it is generally useful for fixing up the results of multiple-instruction sequences to reflect special-number inputs. For example, consider rcp(0). Input 0 to rcp, and you should get INF according to the DX10 spec. However, evaluating rcp via Newton-Raphson, where x=approx(1/0), yields an incorrect result. To deal with this, VFIXUPIMMPD can be used after the N-R reciprocal sequence to set the result to the correct value (i.e. INF when the input is 0).

If MXCSR.DAZ is not set, denormal input elements in the first source operand are considered as normal inputs and do not trigger any fixup nor fault reporting.

Imm8 is used to set the required flags reporting. It supports #ZE and #IE fault reporting (see details below).

MXCSR.DAZ is used and refer to zmm2 only (i.e. zmm1 is not considered as zero in case MXCSR.DAZ is set).

MXCSR mask bits are ignored and are treated as if all mask bits are set to masked response). If any of the imm8 bits is set and the condition met for fault reporting, MXCSR.IE or MXCSR.ZE might be updated.

**Operation**

```c
enum TOKEN_TYPE {
    QNAN_TOKEN <- 0,
    SNAN_TOKEN <- 1,
    ZERO_VALUE_TOKEN <- 2,
    POS_ONE_VALUE_TOKEN <- 3,
    NEG_INF_TOKEN <- 4,
    POS_INF_TOKEN <- 5,
    NEG_VALUE_TOKEN <- 6,
    POS_VALUE_TOKEN <- 7
}
```
```
FIXUPIMM_SP (dest[31:0], src1[31:0], tbl3[31:0], imm8 [7:0])

    ; The required response from src3 table is extracted
    ; token_response[3:0] = tbl3[3+4*j:4*j];
    
    CASE(token_response[3:0]) {  
        0000: dest[31:0] \leftarrow dest[31:0]; \; ; preserve content of DEST
        0001: dest[31:0] \leftarrow tsrc[31:0]; \; ; pass through src1 normal input value, denormal as zero
        0010: dest[31:0] \leftarrow QNaN(tsrc[31:0]);
        0011: dest[31:0] \leftarrow QNaN_Indefinite;
        0100: dest[31:0] \leftarrow -INF;
        0101: dest[31:0] \leftarrow +INF;
        0110: dest[31:0] \leftarrow tsrc.sign? –INF : +INF;
        0111: dest[31:0] \leftarrow -0;
        1000: dest[31:0] \leftarrow +0;
        1001: dest[31:0] \leftarrow -1;
        1010: dest[31:0] \leftarrow +1;
        1011: dest[31:0] \leftarrow \frac{1}{2};
        1100: dest[31:0] \leftarrow 90.0;
        1101: dest[31:0] \leftarrow \pi/2;
        1110: dest[31:0] \leftarrow MAX_FLOAT;
        1111: dest[31:0] \leftarrow -MAX_FLOAT;
    }
    ; end of token_response CASE

    ; The required fault reporting from imm8 is extracted
    ; TOKENs are mutually exclusive and TOKENs priority defines the order.
    ; Multiple faults related to a single token can occur simultaneously.
    IF (tsrc[31:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[0] then set #ZE;
    IF (tsrc[31:0] of TOKEN_TYPE: ZERO_VALUE_TOKEN) AND imm8[1] then set #IE;
    IF (tsrc[31:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[2] then set #ZE;
    IF (tsrc[31:0] of TOKEN_TYPE: ONE_VALUE_TOKEN) AND imm8[3] then set #IE;
    IF (tsrc[31:0] of TOKEN_TYPE: SNAN_TOKEN) AND imm8[4] then set #IE;
    IF (tsrc[31:0] of TOKEN_TYPE: NEG_INF_TOKEN) AND imm8[5] then set #IE;
    IF (tsrc[31:0] of TOKEN_TYPE: NEG_VALUE_TOKEN) AND imm8[6] then set #IE;
    IF (tsrc[31:0] of TOKEN_TYPE: POS_INF_TOKEN) AND imm8[7] then set #IE;
    ; end fault reporting
    return dest[31:0];
    }
    ; end of FIXUPIMM_SP()
```
VFIXUPIMMSS (EVEX encoded version)

IF $k_1[0]$ OR *no writemask*

THEN $\text{DEST}[31:0] \leftarrow \text{FIXUPIMM\_SP}(\text{DEST}[31:0], \text{SRC1}[31:0], \text{SRC2}[31:0], \text{imm8}[7:0])$

ELSE

IF *merging-masking* ; merging-masking

THEN *$\text{DEST}[31:0]$ remains unchanged*

ELSE $\text{DEST}[31:0] \leftarrow 0$ ; zeroing-masking

FI

$F_t$

$\text{DEST}[127:32] \leftarrow \text{SRC1}[127:32]$

$\text{DEST}[\text{MAX\_VL}-1:128] \leftarrow 0$

Immediate Control Description:

![Diagram of Immediate Control Description]

**Figure 5-22. VFIXUPIMMSS Immediate Control Description**

**Intel C/C++ Compiler Intrinsic Equivalent**

VFIXUPIMMSS _m128 _mm_fixupimm_ss(_m128 a, _m128i tbl, int imm);
VFIXUPIMMSS _m128 _mm_mask_fixupimm_ss(_m128 s, _mmask8 k, _m128 a, _m128i tbl, int imm);
VFIXUPIMMSS _m128 _mm_maskz_fixupimm_ss(_mmask8 k, _m128 a, _m128i tbl, int imm);
VFIXUPIMMSS _m128 _mm_fixupimm_round_ss(_m128 a, _m128i tbl, int imm, int sae);
VFIXUPIMMSS _m128 _mm_mask_fixupimm_round_ss(_m128 s, _mmask8 k, _m128 a, _m128i tbl, int imm, int sae);
VFIXUPIMMSS _m128 _mm_maskz_fixupimm_round_ss(_mmask8 k, _m128 a, _m128i tbl, int imm, int sae);

**SIMD Floating-Point Exceptions**

Zero, Invalid

**Other Exceptions**

See Exceptions Type E3.
### VFMADD132PD/VFMADD213PD/VFMADD231PD—Fused Multiply-Add of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W1 98 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/m128, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD132PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 A8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, add to xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD213PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 B8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/mem, add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD231PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 98 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/m256, add to ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD132PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 A8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, add to ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD213PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 B8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/mem, add to ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD231PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 98 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/m128/m64bcst, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD132PD xmm1[k1]{z}, xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 A8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, add to xmm3/m128/m64bcst and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD213PD xmm1[k1]{z}, xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 B8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/m128/m64bcst, add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD231PD xmm1[k1]{z}, xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 98 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/m256/m64bcst, add to ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD132PD ymm1[k1]{z}, ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 A8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, add to ymm3/m256/m64bcst and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD213PD ymm1[k1]{z}, ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 B8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/m256/m64bcst, add to ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD231PD ymm1[k1]{z}, ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 98 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm3/m512/m64bcst, add to zmm2 and put result in zmm1.</td>
</tr>
<tr>
<td>VFMADD132PD zmm1[k1]{z}, zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 A8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm2, add to zmm3/m512/m64bcst and put result in zmm1.</td>
</tr>
<tr>
<td>VFMADD213PD zmm1[k1]{z}, zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 B8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from zmm2 and zmm3/m512/m64bcst, add to zmm1 and put result in zmm1.</td>
</tr>
<tr>
<td>VFMADD231PD zmm1[k1]{z}, zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM{reg (r, w)}</td>
<td>VEX.vvvv (r)</td>
<td>ModRM{r/m (r)}</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM{reg (r, w)}</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM{r/m (r)}</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a set of SIMD multiply-add computation on packed double-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMADD132PD: Multiplies the two, four or eight packed double-precision floating-point values from the first source operand to the two, four or eight packed double-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the two, four or eight packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

VFMADD213PD: Multiplies the two, four or eight packed double-precision floating-point values from the second source operand to the two, four or eight packed double-precision floating-point values in the first source operand, adds the infinite precision intermediate result to the two, four or eight packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

VFMADD231PD: Multiplies the two, four or eight packed double-precision floating-point values from the second source to the two, four or eight packed double-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the two, four or eight packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

EVEX encoded versions: The destination operand (also first source operand) is a ZMM register and encoded in reg_field. The second source operand is a ZMM register and encoded in EVEX.vvvv. The third source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is conditionally updated with write mask k1.

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Operation

In the operations below, “*” and “+” symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

VFMADD132PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
   MAXNUM ← 2
ELSEIF (VEX.256)
   MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
   n ← 64*i;
}
IF (VEX.128) THEN
   DEST[MAX_VL-1:128] ← 0

Ref. # 319433-023
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMADD213PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 64*i;
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMADD231PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 64*i;
    DEST[n+63:n] ← RoundFPControl_MXCSR(SRC2[n+63:n]*SRC3[n+63:n] + DEST[n+63:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMADD132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ←
            RoundFPControl(DEST[i+63:i]*SRC3[i+63:i] + SRC2[i+63:i])
        ELSE
            IF *merging-masking*
                THEN *DEST[i+63:i] remains unchanged*
            ELSE
                ; zeroing-masking
                DEST[i+63:i] ← 0
IF 

ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMADD132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
i ← j * 64
IF k1[j] OR *no writemask*
THEN
IF (EVEX.b = 1)
THEN
DEST[i+63:i] ←
RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[63:0] + SRC2[i+63:i])
ELSE
DEST[i+63:i] ←
RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[i+63:i] + SRC2[i+63:i])
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
THEN
SET_RM(EVEX.RC);
ELSE
SET_RM(MXCSR.RM);
FI;
FOR j ← 0 TO KL-1
i ← j * 64
IF k1[j] OR *no writemask*
THEN DEST[i+63:i] ←
RoundFPControl(SRC2[i+63:i]*DEST[i+63:i] + SRC3[i+63:i])
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFMADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+63:i] ←
          RoundFPControl_MXCSR(SRC2[i+63:i]·DEST[i+63:i] + SRC3[63:0])
        ELSE
          DEST[i+63:i] ←
          RoundFPControl_MXCSR(SRC2[i+63:i]·DEST[i+63:i] + SRC3[i+63:i])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
          ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
          FI
        FI;
  ENDFOR

DEST[MAX_VL-1:VL] ← 0

VFMADD231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ←
    RoundFPControl(SRC2[i+63:i]·SRC3[i+63:i] + DEST[i+63:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI;
  ENDFOR

DEST[MAX_VL-1:VL] ← 0

VFMADD231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
THEN
  IF (EVEX.b = 1)
    THEN
      DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[63:0] + DEST[i+63:i])
    ELSE
      DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[i+63:i] + DEST[i+63:i])
  FI;
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
  ELSE ; zeroing-masking
    DEST[i+63:i] ← 0
  FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFMADDxxxPD __m512d _mm512_fmadd_pd(__m512d a, __m512d b, __m512d c);
VFMADDxxxPD __m512d _mm512_fmadd_round_pd(__m512d a, __m512d b, __m512d c, int r);
VFMADDxxxPD __m512d _mm512_mask_fmadd_pd,__m512d a, __mmask8 k, __m512d b, __m512d c);
VFMADDxxxPD __m512d _mm512_maskz_fmadd_pd(__mmask8 k, __m512d a, __m512d b, __m512d c);
VFMADDxxxPD __m512d _mm512_mask3_fmadd_pd(__m512d a, __m512d b, __m512d c, __mmask8 k);
VFMADDxxxPD __m512d _mm512_mask_fmadd_round_pd(__m512d a, __mmask8 k, __m512d b, __m512d c, int r);
VFMADDxxxPD __m512d _mm512_maskz_fmadd_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c);
VFMADDxxxPD __m512d _mm512_mask3_fmadd_round_pd(__m512d a, __m512d b, __m512d c, __mmask8 k, int r);
VFMADDxxxPD __m256d _mm256_mask_fmadd_pd(__m256d a, __m256d b, __m256d c);
VFMADDxxxPD __m256d _mm256_maskz_fmadd_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMADDxxxPD __m256d _mm256_mask3_fmadd_pd(__m256d a, __m256d b, __m256d c, __mmask8 k);
VFMADDxxxPD __m256d _mm256_mask_fmadd_round_pd(__m256d a, __mmask8 k, __m256d b, __m256d c, int r);
VFMADDxxxPD __m256d _mm256_maskz_fmadd_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMADDxxxPD __m128d _mm128_fmadd_pd (__m128d a, __m128d b, __m128d c);
VFMADDxxxPD __m128d _mm128_fmadd_round_pd (__m128d a, __m128d b, __m128d c, int r);
VFMADDxxxPD __m128d _mm128_mask_fmadd_pd (__m128d a, __m128d b, __m128d c, __mmask8 k);
VFMADDxxxPD __m128d _mm128_maskz_fmadd_pd (__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMADDxxxPD __m128d _mm128_mask3_fmadd_pd (__m128d a, __m128d b, __m128d c, __mmask8 k);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
## VFMADD132PS/VFMADD213PS/VFMADD231PS—Fused Multiply-Add of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 98 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/mem, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD132PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 A8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD213PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 B8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/mem, add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD231PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 98 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/mem, add to ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD132PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 A8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, add to ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD213PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 B8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/mem, add to ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD231PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 98 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/m128/m32bcst, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD132PS xmm1 [k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 A8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, add to xmm3/m128/m32bcst and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD213PS xmm1 [k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 B8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/m128/m32bcst, add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD231PS xmm1 [k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 98 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/m256/m32bcst, add to ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD132PS ymm1 [k1]{z}, ymm2, ymm3/m256/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 A8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, add to ymm3/m256/m32bcst and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD213PS ymm1 [k1]{z}, ymm2, ymm3/m256/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 B8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/m256/m32bcst, add to ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADD231PS ymm1 [k1]{z}, ymm2, ymm3/m256/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 98 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm3/m512/m32bcst, add to zmm2 and put result in zmm1.</td>
</tr>
<tr>
<td>VFMADD132PS zmm1 [k1]{z}, zmm2, zmm3/m512/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 A8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm2, add to zmm3/m512/m32bcst and put result in zmm1.</td>
</tr>
<tr>
<td>VFMADD213PS zmm1 [k1]{z}, zmm2, zmm3/m512/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 B8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm2 and zmm3/m512/m32bcst, add to zmm1 and put result in zmm1.</td>
</tr>
<tr>
<td>VFMADD231PS zmm1 [k1]{z}, zmm2, zmm3/m512/m32bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Description
Performs a set of SIMD multiply-add computation on packed single-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMADD132PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the first source operand to the four, eight or sixteen packed single-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the four, eight or sixteen packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

VFMADD213PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the four, eight or sixteen packed single-precision floating-point values in the first source operand, adds the infinite precision intermediate result to the four, eight or sixteen packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

VFMADD231PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the four, eight or sixteen packed single-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the four, eight or sixteen packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

EVEX encoded versions: The destination operand (also first source operand) is a ZMM register and encoded in reg_field. The second source operand is a ZMM register and encoded in EVEX.vvvv. The third source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is conditionally updated with write mask k1.

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Operation
In the operations below, “*” and “+” symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

VFMADD132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
  MAXNUM ← 4
ELSEIF (VEX.256)
  MAXNUM ← 8
FI
For i = 0 to MAXNUM-1 {
  n ← 32*i;
  DEST[n+31:n] ← RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] + SRC2[n+31:n])
}
IF (VEX.128) THEN
  DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
  DEST[MAX_VL-1:256] ← 0
FI

VFMADD213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
  MAXNUM ← 4
ELSEIF (VEX.256)
  MAXNUM ← 8
FI
For i = 0 to MAXNUM-1 {
  n ← 32*i;
  DEST[n+31:n] ← RoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] + SRC3[n+31:n])
}
IF (VEX.128) THEN
  DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
  DEST[MAX_VL-1:256] ← 0
FI

VFMADD231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
  MAXNUM ← 4
ELSEIF (VEX.256)
  MAXNUM ← 8
FI
For i = 0 to MAXNUM-1 {
  n ← 32*i;
  DEST[n+31:n] ← RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] + DEST[n+31:n])
}
IF (VEX.128) THEN
  DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
  DEST[MAX_VL-1:256] ← 0
FI

VFMADD132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ←
      RoundFPControl(DEST[i+31:i]*SRC3[i+31:i] + SRC2[i+31:i])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
VFMADD132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+31:i] ←
          RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[31:0] + SRC2[i+31:i])
          ELSE
          DEST[i+31:i] ←
          RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[i+31:i] + SRC2[i+31:i])
        FI;
      ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+31:i] ← 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMADD213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ←
    RoundFPControl(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
    ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
      FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
**VFMADD213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1  
i ← j * 32  
IF k1[j] OR *no writemask*  
    THEN  
        IF (EVEX.b = 1)  
            THEN  
                DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[31:0])  
                ELSE  
                    DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])  
                    Fi;  
            ELSE  
                IF *merging-masking* ; merging-masking  
                    THEN *DEST[i+31:i] remains unchanged*  
                    ELSE ; zeroing-masking  
                        DEST[i+31:i] ← 0  
                    Fi  
            Fi;  
    ELSE  
        IF *merging-masking* ; merging-masking  
            THEN *DEST[i+31:i] remains unchanged*  
            ELSE ; zeroing-masking  
                DEST[i+31:i] ← 0  
            Fi  
    Fi;  
ENDFOR  
DEST[MAX_VL-1:VL] ← 0

**VFMADD231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)**

(KL, VL) = (4, 128), (8, 256), (16, 512)  
IF (VL = 512) AND (EVEX.b = 1)  
    THEN  
        SET_RM(EVEX.RC);  
    ELSE  
        SET_RM(MXCSR.RM);  
    Fi;  
FOR j ← 0 TO KL-1  
i ← j * 32  
IF k1[j] OR *no writemask*  
    THEN DEST[i+31:i] ← RoundFPControl(SRC2[i+31:i]*SRC3[i+31:i] + DEST[i+31:i])  
    ELSE  
        IF *merging-masking* ; merging-masking  
            THEN *DEST[i+31:i] remains unchanged*  
            ELSE ; zeroing-masking  
                DEST[i+31:i] ← 0  
            Fi  
    Fi;  
ENDFOR  
DEST[MAX_VL-1:VL] ← 0

**VFMADD231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)**

(KL, VL) = (4, 128), (8, 256), (16, 512)  
FOR j ← 0 TO KL-1  
i ← j * 32  
IF k1[j] OR *no writemask*
THEN
  IF (EVEX.b = 1)
    THEN
      DEST[i+31:i] ←
      RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[31:0] + DEST[i+31:i])
    ELSE
      DEST[i+31:i] ←
      RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[i+31:i] + DEST[i+31:i])
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
      FI
    FI
  ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFMADDxxxPS __m512 _mm512_fmadd_ps(__m512 a, __m512 b, __m512 c);
VFMADDxxxPS __m512 _mm512_fmadd_round_ps(__m512 a, __m512 b, __m512 c, int r);
VFMADDxxxPS __m512 _mm512_mask_fmadd_ps(__m512 a, __mmask16 k, __m512 b, __m512 c);
VFMADDxxxPS __m512 _mm512_maskz_fmadd_ps(__mmask16 k, __m512 a, __m512 b, __m512 c);
VFMADDxxxPS __m512 _mm512_mask3_fmadd_ps(__m512 a, __m512 b, __m512 c, __mmask16 k);
VFMADDxxxPS __m512 _mm512_maskz_fmadd_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFMADDxxxPS __m512 _mm512_mask3_fmadd_round_ps(__m512 a, __m512 b, __m512 c, __mmask16 k, int r);
VFMADDxxxPS __m256 _mm256_fmadd_ps(__m256 a, __m256 b, __m256 c);
VFMADDxxxPS __m256 _mm256_mask_fmadd_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);
VFMADDxxxPS __m256 _mm256_maskz_fmadd_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);
VFMADDxxxPS __m256 _mm256_mask3_fmadd_ps(__m256 a, __m256 b, __m256 c, __mmask8 k);
VFMADDxxxPS __m256 _mm256_maskz_fmadd_round_ps(__mmask8 k, __m256 a, __m256 b, __m256 c, int r);
VFMADDxxxPS __m256 _mm256_mask3_fmadd_round_ps(__m256 a, __m256 b, __m256 c, __mmask8 k, int r);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
**VFMADD132SD/VFMADD213SD/VFMADD231SD—Fused Multiply-Add of Scalar Double-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 99 /r VFMADD132SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm3/m64, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 A9 /r VFMADD213SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm2, add to xmm3/m64 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 B9 /r VFMADD231SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm2 and xmm3/m64, add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W1 99 /r VFMADD132SD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm3/m64{er}, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W1 A9 /r VFMADD213SD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm2{er}, add to xmm3/m64 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W1 B9 /r VFMADD231SD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm2 and xmm3/m64{er}, add to xmm1 and put result in xmm1.</td>
</tr>
</tbody>
</table>

**InstructionOperand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD multiply-add computation on the low double-precision floating-point values using three source operands and writes the multiply-add result in the destination operand. The destination operand is also the first source operand. The first and second operand are XMM registers. The third source operand can be an XMM register or a 64-bit memory location.

VFMADD132SD: Multiplies the low double-precision floating-point value from the first source operand to the low double-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low double-precision floating-point value in the second source operand, performs rounding and stores the resulting double-precision floating-point value to the destination operand (first source operand).

VFMADD213SD: Multiplies the low double-precision floating-point value from the second source operand to the low double-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low double-precision floating-point value in the first source operand, performs rounding and stores the resulting double-precision floating-point value to the destination operand (first source operand).

VFMADD231SD: Multiplies the low double-precision floating-point value from the second source to the low double-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low double-precision floating-point value in the first source operand, performs rounding and stores the resulting double-precision floating-point value to the destination operand (first source operand).
VEX.128 and EVEX encoded version: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:64 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination is updated according to the writemask.

**Operation**

In the operations below, "*" and "+" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

**VFMADD132SD DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*  
THEN  
SET_RM(EVEX.RC);  
ELSE  
SET_RM(MXCSR.RM);  
FI;  
IF k1[0] or *no writemask*  
THEN  
DEST[63:0] ← RoundFPControl(DEST[63:0]*SRC3[63:0] + SRC2[63:0])  
ELSE  
IF *merging-masking* ; merging-masking  
THEN *DEST[63:0] remains unchanged*  
ELSE ; zeroing-masking  
THEN DEST[63:0] ← 0  
FI;  
FI;  
DEST[127:64] ← DEST[127:64]  
DEST[MAX_VL-1:128] ← 0

**VFMADD213SD DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*  
THEN  
SET_RM(EVEX.RC);  
ELSE  
SET_RM(MXCSR.RM);  
FI;  
IF k1[0] or *no writemask*  
THEN  
DEST[63:0] ← RoundFPControl(SRC2[63:0]*DEST[63:0] + SRC3[63:0])  
ELSE  
IF *merging-masking* ; merging-masking  
THEN *DEST[63:0] remains unchanged*  
ELSE ; zeroing-masking  
THEN DEST[63:0] ← 0  
FI;  
FI;  
DEST[127:64] ← DEST[127:64]  
DEST[MAX_VL-1:128] ← 0

**VFMADD231SD DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*  
THEN  
SET_RM(EVEX.RC);  
ELSE  
SET_RM(MXCSR.RM);  
FI;
IF \( k1[0] \) or *no writemask*
THEN \( \text{DEST}[63:0] \leftarrow \text{RoundFPControl} (\text{SRC2}[63:0]\cdot\text{SRC3}[63:0] + \text{DEST}[63:0]) \)
ELSE
  IF *merging-masking* ; merging-masking
  THEN *DEST*[63:0] remains unchanged*
  ELSE ; zeroing-masking
    THEN \( \text{DEST}[63:0] \leftarrow 0 \)
  FI;
FI;
\( \text{DEST}[127:64] \leftarrow \text{DEST}[127:64] \)
\( \text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0 \)

VFMADD132SD \( \text{DEST}, \text{SRC2}, \text{SRC3} \) (VEX encoded version)
\( \text{DEST}[63:0] \leftarrow \text{MAX}_\text{VL}-1:128\text{RoundFPControl}_\text{MXCSR}(\text{DEST}[63:0]\cdot\text{SRC3}[63:0] + \text{SRC2}[63:0]) \)
\( \text{DEST}[127:63] \leftarrow \text{DEST}[127:63] \)
\( \text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0 \)

VFMADD213SD \( \text{DEST}, \text{SRC2}, \text{SRC3} \) (VEX encoded version)
\( \text{DEST}[63:0] \leftarrow \text{RoundFPControl}_\text{MXCSR}(\text{SRC2}[63:0]\cdot\text{DEST}[63:0] + \text{SRC3}[63:0]) \)
\( \text{DEST}[127:63] \leftarrow \text{DEST}[127:63] \)
\( \text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0 \)

VFMADD231SD \( \text{DEST}, \text{SRC2}, \text{SRC3} \) (VEX encoded version)
\( \text{DEST}[63:0] \leftarrow \text{RoundFPControl}_\text{MXCSR}(\text{SRC2}[63:0]\cdot\text{SRC3}[63:0] + \text{DEST}[63:0]) \)
\( \text{DEST}[127:63] \leftarrow \text{DEST}[127:63] \)
\( \text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0 \)

Intel C/C++ Compiler Intrinsic Equivalent
VFMADD\( \text{xxx}_\text{SD} \_\_\_\_\text{m128d} \_\_\_\_\text{mm_fmadd_round_sd}(\_\_\_\_\text{m128d} \text{a}, \_\_\_\_\text{m128d} \text{b}, \_\_\_\_\text{m128d} \text{c}, \text{int} \text{r}) \);
VFMADD\( \text{xxx}_\text{SD} \_\_\_\_\text{m128d} \_\_\_\_\text{mm_mask_fmadd_sd}(\_\_\_\_\text{m128d} \text{a}, \_\_\_\_\text{mmask8} \text{k}, \_\_\_\_\text{m128d} \text{b}, \_\_\_\_\text{m128d} \text{c}) \);
VFMADD\( \text{xxx}_\text{SD} \_\_\_\_\text{m128d} \_\_\_\_\text{mm_maskz_fmadd_sd}(\_\_\_\_\text{mmask8} \text{k}, \_\_\_\_\text{m128d} \text{a}, \_\_\_\_\text{m128d} \text{b}, \_\_\_\_\text{m128d} \text{c}) \);
VFMADD\( \text{xxx}_\text{SD} \_\_\_\_\text{m128d} \_\_\_\_\text{mm_mask3_fmadd_sd}(\_\_\_\_\text{m128d} \text{a}, \_\_\_\_\text{m128d} \text{b}, \_\_\_\_\text{m128d} \text{c}, \_\_\_\_\text{mmask8} \text{k}) \);
VFMADD\( \text{xxx}_\text{SD} \_\_\_\text{m128d} \_\_\_\text{mm_mask_fmadd_round_sd}(\_\_\_\text{m128d} \text{a}, \_\_\_\text{mmask8} \text{k}, \_\_\_\text{m128d} \text{b}, \_\_\_\text{m128d} \text{c}, \text{int} \text{r}) \);
VFMADD\( \text{xxx}_\text{SD} \_\_\_\text{m128d} \_\_\_\text{mm_maskz_fmadd_round_sd}(\_\_\_\text{mmask8} \text{k}, \_\_\_\text{m128d} \text{a}, \_\_\_\text{m128d} \text{b}, \_\_\_\text{m128d} \text{c}) \);
VFMADD\( \text{xxx}_\text{SD} \_\_\_\text{m128d} \_\_\_\text{mm_mask3_fmadd_round_sd}(\_\_\_\text{m128d} \text{a}, \_\_\_\text{m128d} \text{b}, \_\_\_\text{m128d} \text{c}, \_\_\_\text{mmask8} \text{k}) \);
VFMADD\( \text{xxx}_\text{SD} \_\_\_\text{m128d} \_\_\_\text{mm_fadd_sd}(\_\_\_\text{m128d} \text{a}, \_\_\_\text{m128d} \text{b}, \_\_\_\text{m128d} \text{c}) \);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
**VFMADD132SS/VFMADD213SS/VFMADD231SS—Fused Multiply-Add of Scalar Single-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 99 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD132SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 A9 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm2, add to xmm3/m32 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD213SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 B9 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm2 and xmm3/m32, add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD231SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 99 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD132SS xmm1 {k1}[z], xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 A9 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm2, add to xmm3/m32 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD213SS xmm1 {k1}[z], xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 B9 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar single-precision floating-point value from xmm2 and xmm3/m32, add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADD231SS xmm1 {k1}[z], xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD multiply-add computation on single-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The first and second operands are XMM registers. The third source operand can be a XMM register or a 32-bit memory location.

VFMADD132SS: Multiplies the low single-precision floating-point value from the first source operand to the low single-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low single-precision floating-point value in the second source operand, performs rounding and stores the resulting single-precision floating-point value to the destination operand (first source operand).

VFMADD213SS: Multiplies the low single-precision floating-point value from the second source operand to the low single-precision floating-point value in the first source operand, adds the infinite precision intermediate result to the low single-precision floating-point value in the third source operand, performs rounding and stores the resulting single-precision floating-point value to the destination operand (first source operand).

VFMADD231SS: Multiplies the low single-precision floating-point value from the second source operand to the low single-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low single-precision floating-point value in the first source operand, performs rounding and stores the resulting single-precision floating-point value to the destination operand (first source operand).
VEX.128 and EVEX encoded version: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:32 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

EVEX encoded version: The low doubleword element of the destination is updated according to the writemask. Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

**Operation**

In the operations below, “*” and “+” symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

**VFMADD132SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
IF k1[0] or *no writemask*
  THEN
    DEST[31:0] \leftarrow \text{RoundFPControl}(DEST[31:0] \times SRC3[31:0] + SRC2[31:0])
  ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[31:0] \leftarrow 0
    FI;
  FI;

DEST[127:32] \leftarrow \text{DEST}[127:32]
DEST[MAX_VL-1:128] \leftarrow 0

**VFMADD213SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
IF k1[0] or *no writemask*
  THEN
    DEST[31:0] \leftarrow \text{RoundFPControl}(SRC2[31:0] \times DEST[31:0] + SRC3[31:0])
  ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[31:0] \leftarrow 0
    FI;
  FI;

DEST[127:32] \leftarrow \text{DEST}[127:32]
DEST[MAX_VL-1:128] \leftarrow 0
VFMADD231SS DEST, SRC2, SRC3 (EVEX encoded version)
IF (EVEX.b = 1) and SRC3 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN DEST[31:0] \leftarrow \text{RoundFPControl}(SRC2[31:0]\times SRC3[31:0] + DEST[31:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[31:0] \leftarrow 0
        FI;
    FI;
DEST[127:32] \leftarrow DEST[127:32]
DEST[MAX_VL-1:128] \leftarrow 0

VFMADD132SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] \leftarrow \text{RoundFPControl} (MXCSR)(DEST[31:0]\times SRC3[31:0] + SRC2[31:0])
DEST[127:32] \leftarrow DEST[127:32]
DEST[MAX_VL-1:128] \leftarrow 0

VFMADD213SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] \leftarrow \text{RoundFPControl} (MXCSR)(SRC2[31:0]\times DEST[31:0] + SRC3[31:0])
DEST[127:32] \leftarrow DEST[127:32]
DEST[MAX_VL-1:128] \leftarrow 0

VFMADD231SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] \leftarrow \text{RoundFPControl} (MXCSR)(SRC2[31:0]\times SRC3[31:0] + DEST[31:0])
DEST[127:32] \leftarrow DEST[127:32]
DEST[MAX_VL-1:128] \leftarrow 0

Intel C/C++ Compiler Intrinsic Equivalent
VFMADDxxxSS __m128 _mm_fmadd_round_ss(__m128 a, __m128 b, __m128 c, int r);
VFMADDxxxSS __m128 _mm_mask_fmadd_ss(__m128 a, __mmask8 k, __m128 b, __m128 c);
VFMADDxxxSS __m128 _mm_maskz_fmadd_ss(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFMADDxxxSS __m128 _mm_mask3_fmadd_round_ss(__m128 a, __m128 b, __m128 c, __mmask8 k);
VFMADDxxxSS __m128 _mm_mask3_fmadd_round_ss(__m128 a, __m128 b, __m128 c, __mmask8 k, int r);
VFMADDxxxSS __m128 _mm_mask3_fmadd_round_ss(__m128 a, __m128 b, __m128 c, __mmask8 k, int r);
VFMADDxxxSS __m128 _mm_mask3_fmadd_round_ss(__m128 a, __m128 b, __m128 c, __mmask8 k, int r);
VFMADDxxxSS __m128 _mm_mask3_fmadd_round_ss (__m128 a, __m128 b, __m128 c);
## VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD—Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.128.66.0F38.W1 96 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/mem, add/subtract elements in xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADDSUB132PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W1 A6 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, add/subtract elements in xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADDSUB213PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W1 B6 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/mem, add/subtract elements in xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMADDSUB231PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 96 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/mem, add/subtract elements in ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADDSUB132PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 A6 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, add/subtract elements in ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADDSUB213PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 B6 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/mem, add/subtract elements in ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMADDSUB231PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 A6 /r</td>
<td>EVEX</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, add/subtract elements in xmm3/m128/m64bcst and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMADDSUB213PD xmm1 {k1}[z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 B6 /r</td>
<td>EVEX</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/m128/m64bcst, add/subtract elements in xmm1 and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMADDSUB231PD xmm1 {k1}[z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 96 /r</td>
<td>EVEX</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/m128/m64bcst, add/subtract elements in xmm2 and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMADDSUB132PD xmm1 {k1}[z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 A6 /r</td>
<td>EVEX</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, add/subtract elements in ymm3/m256/m64bcst and put result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMADDSUB213PD ymm1 {k1}[z], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 B6 /r</td>
<td>EVEX</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/m256/m64bcst, add/subtract elements in ymm1 and put result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMADDSUB231PD ymm1 {k1}[z], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 A6 /r</td>
<td>EVEX</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm2, add/subtract elements in zmm3/m512/m64bcst and put result in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMADDSUB213PD zmm1 {k1}[z], zmm2, zmm3/m512/m64bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

**VFMADDSUB132PD**: Multiplies the two, four, or eight packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

**VFMADDSUB213PD**: Multiplies the two, four, or eight packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

**VFMADDSUB231PD**: Multiplies the two, four, or eight packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

**EVEX encoded versions**: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is conditionally updated with write mask k1.

**VEX.256 encoded version**: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

**VEX.128 encoded version**: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.
**Operation**

In the operations below, "*" and "-" symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFMADDSUB132PD DEST, SRC2, SRC3**

IF (VEX.128) THEN  
  DEST[63:0] ← RoundFPControl_MXCSR(DEST[63:0] * SRC3[63:0] - SRC2[63:0])  
  DEST[MAX_VL-1:128] ← 0  
ELSEIF (VEX.256)  
  DEST[63:0] ← RoundFPControl_MXCSR(DEST[63:0] * SRC3[63:0] - SRC2[63:0])  
FI

**VFMADDSUB213PD DEST, SRC2, SRC3**

IF (VEX.128) THEN  
  DEST[63:0] ← RoundFPControl_MXCSR(SRC2[63:0] * DEST[63:0] - SRC3[63:0])  
  DEST[MAX_VL-1:128] ← 0  
ELSEIF (VEX.256)  
  DEST[63:0] ← RoundFPControl_MXCSR(SRC2[63:0] * DEST[63:0] - SRC3[63:0])  
FI

**VFMADDSUB231PD DEST, SRC2, SRC3**

IF (VEX.128) THEN  
  DEST[63:0] ← RoundFPControl_MXCSR(SRC2[63:0] * SRC3[63:0] - DEST[63:0])  
  DEST[MAX_VL-1:128] ← 0  
ELSEIF (VEX.256)  
  DEST[63:0] ← RoundFPControl_MXCSR(SRC2[63:0] * SRC3[63:0] - DEST[63:0])  
FI

**VFMADDSUB132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)**

(KL, VL) = (2, 128); (4, 256); (8, 512)

IF (VL = 512) AND (EVEX.b = 1) THEN  
  SET_RM(EVEX.RC);  
ELSE  
  SET_RM(MXCSR.RM);  
FI

FOR j ← 0 TO KL-1  
i ← j * 64  
IF k1[j] OR *no writemask* THEN  
  IF j *is even* THEN DEST[i+63:i] ←
INSTRUCTION SET REFERENCE, A-Z

RoundFPControl(DEST[i+63:i]*SRC3[i+63:i] - SRC2[i+63:i])
ELSE DEST[i+63:i] ←
RoundFPControl(DEST[i+63:i]*SRC3[i+63:i] + SRC2[i+63:i])
FI
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDIF
DEST[MAX_VL-1:VL] ← 0

VFMADDSUB132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
i ← j * 64
IF k1[j] OR *no writemask*
THEN
IF j *is even*
THEN
IF (EVEX.b = 1)
THEN
DEST[i+63:i] ←
RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[63:0] - SRC2[i+63:i])
ELSE
DEST[i+63:i] ←
RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[i+63:i] - SRC2[i+63:i])
FI;
ELSE
IF (EVEX.b = 1)
THEN
DEST[i+63:i] ←
RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[63:0] + SRC2[i+63:i])
ELSE
DEST[i+63:i] ←
RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[i+63:i] + SRC2[i+63:i])
FI;
FI
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDIF
DEST[MAX_VL-1:VL] ← 0
**VFMADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1)
THEN
   SET_RM(EVEX.RC);
ELSE
   SET_RM(MXCSR.RM);
FI;

FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask*
   THEN
      IF j *is even*
      THEN
         DEST[i+63:i] ← RoundFPControl(SRC2[i+63:i]*DEST[i+63:i] - SRC3[i+63:i])
      ELSE
         DEST[i+63:i] ← RoundFPControl(SRC2[i+63:i]*DEST[i+63:i] + SRC3[i+63:i])
      FI
   ELSE
      IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
         DEST[i+63:i] ← 0
      FI
   FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VFMADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask*
   THEN
      IF j *is even*
      THEN
         IF (EVEX.b = 1)
         THEN
            DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] - SRC3[63:0])
         ELSE
            ROUND[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] + SRC3[63:0])
         FI;
      ELSE
         IF (EVEX.b = 1)
         THEN
            DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] + SRC3[63:0])
         ELSE
            ROUND[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] + SRC3[63:0])
         FI;
   ELSE
      FI;
ENDFOR
INSTRUCTION SET REFERENCE, A-Z

IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDIF
DEST[MAX_VL-1:VL] ← 0

VFMADDSUB231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)

(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
THEN
   SET_RM(EVEX.RC);
ELSE
   SET_RM(MXCSR.RM);
FI;
FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask*
      THEN
         IF j *is even*
            THEN DEST[i+63:i] ← RoundFPControl(SRC2[i+63:i]*SRC3[i+63:i] - DEST[i+63:i])
            ELSE DEST[i+63:i] ← RoundFPControl(SRC2[i+63:i]*SRC3[i+63:i] + DEST[i+63:i])
         FI
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
               DEST[i+63:i] ← 0
            FI
      FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMADDSUB231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask*
      THEN
         IF j *is even*
            THEN
               IF (EVEX.b = 1)
                  THEN
                     DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[63:0] - DEST[i+63:i])
                  ELSE
                     DEST[i+63:i] ←
               FI
            FI
RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[i+63:i] - DEST[i+63:i])
FI;
ELSE
  IF (EVEX.b = 1)
    THEN
      DEST[i+63:i] ←
      RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[i+63:i] + DEST[i+63:i])
    ELSE
      DEST[i+63:i] ←
      RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[i+63:i] + DEST[i+63:i])
FI;
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
  ELSE ; zeroing-masking
    DEST[i+63:i] ← 0
FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**
VFMADDSUBBxxPD __m512d __m512d_fmadsub_pd(__m512d a, __m512d b, __m512d c);
VFMADDSUBBxxPD __m512d __m512d_fmadsub_round_pd(__m512d a, __m512d b, __m512d c, int r);
VFMADDSUBBxxPD __m512d __m512d_mask_fmadsub_pd(__m512d a, __mmask8 k, __m512d b, __m512d c);
VFMADDSUBBxxPD __m512d __m512d_mask3_fmadsub_pd(__m512d a, __m512d b, __m512d c, __mmask8 k);
VFMADDSUBBxxPD __m512d __m512d_maskz_fmadsub_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c, int r);
VFMADDSUBBxxPD __m512d __m512d_maskz_fmadsub_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c, int r);
VFMADDSUBBxxPD __m512d __m512d_maskz_fmadsub_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c, int r);
VFMADDSUBBxxPD __m512d __m512d_maskz_fmadsub_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c, int r);
VFMADDSUBBxxPD __m256d __m256d_maskz_fmadsub_pd(__m256d a, __mmask8 k, __m256d b, __m256d c);
VFMADDSUBBxxPD __m256d __m256d_maskz_fmadsub_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c, int r);
VFMADDSUBBxxPD __m256d __m256d_maskz_fmadsub_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c, int r);
VFMADDSUBBxxPD __m256d __m256d_maskz_fmadsub_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c, int r);

**SIMD Floating-Point Exceptions**
Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
## VFMADDSUB1232PS/VFMADDSUB213PS/VFMADDSUB231PS—Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.128.66.0F38.W0 96 / r VFMADDSUB132PS xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/mem, add/subtract elements in xmm2 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W0 A6 / r VFMADDSUB213PS xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, add/subtract elements in xmm3/mem and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W0 B6 / r VFMADDSUB231PS xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/mem, add/subtract elements in xmm1 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W0 96 / r VFMADDSUB132PS ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/mem, add/subtract elements in ymm2 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W0 A6 / r VFMADDSUB213PS ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, add/subtract elements in ymm3/mem and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W0 B6 / r VFMADDSUB231PS ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/mem, add/subtract elements in ymm1 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 A6 / r VFMADDSUB213PS xmm1 (k1)[z], xmm2, xmm3/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, add/subtract elements in xmm3/m128/m32bcst and put result in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 B6 / r VFMADDSUB231PS xmm1 (k1)[z], xmm2, xmm3/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/m128/m32bcst, add/subtract elements in xmm1 and put result in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 96 / r VFMADDSUB213PS xmm1 (k1)[z], xmm2, ymm3/m256/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, add/subtract elements in ymm3/m256/m32bcst and put result in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 96 / r VFMADDSUB213PS ymm1 (k1)[z], ymm2, ymm3/m512/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, add/subtract elements in ymm3/m512/m32bcst and put result in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 96 / r VFMADDSUB213PS zmm1 (k1)[z], zmm2, zmm3/m512/m32bcst[er]</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm2, add/subtract elements in zmm3/m512/m32bcst and put result in zmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 B6 / r VFMADDSUB231PS zmm1 (k1)[z], zmm2, zmm3/m512/m32bcst[er]</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm2 and zmm3/m512/m32bcst, add/subtract elements in zmm1 and put result in zmm1 subject to writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>
VFMADDSUB132PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the first source operand to the corresponding packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the second source operand, performs rounding and stores the resulting packed single-precision floating-point values to the destination operand (first source operand).

VFMADDSUB213PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the corresponding packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the third source operand, performs rounding and stores the resulting packed single-precision floating-point values to the destination operand (first source operand).

VFMADDSUB231PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the corresponding packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the first source operand, performs rounding and stores the resulting packed single-precision floating-point values to the destination operand (first source operand).

EVEX encoded versions: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is conditionally updated with write mask k1.

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NaNs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

Operation

In the operations below, “*” and “+” symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

**VFMADDSUB132PS DEST, SRC2, SRC3**

IF (VEX.128) THEN

MAXNUM ← 2

ELSEIF (VEX.256)

MAXNUM ← 4

FI

For i = 0 to MAXNUM -1{

n ← 64*i;

DEST[n+31:n] ← RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] - SRC2[n+31:n])


}

IF (VEX.128) THEN
\begin{verbatim}
DEST[MAX_VL-1:128] <- 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] <- 0
FI

VFMADDSUB213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXNUM <- 2
ELSEIF (VEX.256)
    MAXNUM <- 4
FI
For i = 0 to MAXNUM -1{
    n <- 64*i;
    DEST[n+31:n] <- RoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] - SRC3[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] <- 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] <- 0
FI

VFMADDSUB231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXNUM <- 2
ELSEIF (VEX.256)
    MAXNUM <- 4
FI
For i = 0 to MAXNUM -1{
    n <- 64*i;
    DEST[n+31:n] <- RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] - DEST[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] <- 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] <- 0
FI

VFMADDSUB132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j <- 0 TO KL-1
    i <- j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN
                    DEST[i+31:i] <- RoundFPControl(DEST[i+31:i]*SRC3[i+31:i] - SRC2[i+31:i])
\end{verbatim}
ELSE DEST[\text{i+31:i}] \leftarrow \text{RoundFPControl}(\text{DEST}[\text{i+31:i}] \cdot \text{SRC3}[\text{i+31:i}] + \text{SRC2}[\text{i+31:i}])

\text{FI}
ELSE

\text{IF } \text{*merging-masking*}; \text{merging-masking}
\text{THEN } \text{*DEST[\text{i+31:i}] remains unchanged*}
\text{ELSE } \text{; zeroing-masking}
\text{DEST}[\text{i+31:i}] \leftarrow 0
\text{FI}
\text{FI;}
\text{ENDFOR}
\text{DEST}[\text{MAX_VL-1:VL}] \leftarrow 0

\text{VFMADDSUB132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)}
\text{(KL, VL) = (4, 128), (8, 256), (16, 512)}

\text{FOR } j \leftarrow 0 \text{ TO KL-1}
\text{i} \leftarrow j \cdot 32
\text{IF } k1[j] \text{ OR } \text{*no writemask*}
\text{THEN}
\text{IF } j \text{ *is even*}
\text{THEN}
\text{IF } (\text{EVEX.b} = 1)
\text{THEN}
\text{DEST}[\text{i+31:i}] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[\text{i+31:i}] \cdot \text{SRC3}[31:0] - \text{SRC2}[\text{i+31:i}])
\text{ELSE}
\text{DEST}[\text{i+31:i}] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[\text{i+31:i}] \cdot \text{SRC3}[\text{i+31:i}] - \text{SRC2}[\text{i+31:i}])
\text{FI;}
\text{ELSE}
\text{IF } (\text{EVEX.b} = 1)
\text{THEN}
\text{DEST}[\text{i+31:i}] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[\text{i+31:i}] \cdot \text{SRC3}[31:0] + \text{SRC2}[\text{i+31:i}])
\text{ELSE}
\text{DEST}[\text{i+31:i}] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[\text{i+31:i}] \cdot \text{SRC3}[\text{i+31:i}] + \text{SRC2}[\text{i+31:i}])
\text{FI;}
\text{FI}
\text{ELSE}

\text{IF } \text{*merging-masking*}; \text{merging-masking}
\text{THEN } \text{*DEST[\text{i+31:i}] remains unchanged*}
\text{ELSE } \text{; zeroing-masking}
\text{DEST}[\text{i+31:i}] \leftarrow 0
\text{FI}
\text{FI;}
\text{ENDFOR}
\text{DEST}[\text{MAX_VL-1:VL}] \leftarrow 0
VFMADDSUB213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
THEN
    SET_RM(EVEX.RC);
ELSE
    SET_RM(MXCSR.RM);
FI;
FOR j ← 0 TO KL-1
    i ← j * 32
IF k1[j] OR *no writemask*
    THEN
        IF j *is even*
            THEN
                DEST[i+31:i] ← RoundFPControl(SRC2[i+31:i]*DEST[i+31:i] - SRC3[i+31:i])
                ELSE
                    DEST[i+31:i] ← RoundFPControl(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
            FI;
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMADDSUB213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
IF k1[j] OR *no writemask*
    THEN
        IF j *is even*
            THEN
                IF (EVEX.b = 1)
                    THEN
                        DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] - SRC3[i+31:i])
                    ELSE
                        DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
                    FI;
                ELSE
                    IF (EVEX.b = 1)
                        THEN
                            DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
                        ELSE
                            DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
                        FI;
            FI;
        ELSE
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
                ELSE
                    DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
                FI;
        FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
IF
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+31:i] remains unchanged*  
ELSE ; zeroing-masking
    DEST[i+31:i] ← 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMADDSUB231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN
                    DEST[i+31:i] ←
                        RoundFPControl(SRC2[i+31:i] * SRC3[i+31:i] - DEST[i+31:i])
                ELSE
                    DEST[i+31:i] ←
                        RoundFPControl(SRC2[i+31:i] * SRC3[i+31:i] + DEST[i+31:i])
                FI
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*  
                ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
            FI
    ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMADDSUB231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN (EVEX.b = 1)
                    THEN
                            DEST[i+31:i] ←
                                RoundFPControl_MXCSR(SRC2[i+31:i] * SRC3[31:0] - DEST[i+31:i])
                    ELSE
                            DEST[i+31:i] ←
                                RoundFPControl_MXCSR(SRC2[i+31:i] * SRC3[31:0] + DEST[i+31:i])
                FI
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*  
                ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
            FI
    ENDFOR
DEST[MAX_VL-1:VL] ← 0
RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[i+31:i] - DEST[i+31:i])
FI;
ELSE
IF (EVEX.b = 1)
THEN
DEST[i+31:i] \leftarrow 
RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[31:0] + DEST[i+31:i])
ELSE
DEST[i+31:i] \leftarrow 
RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[i+31:i] + DEST[i+31:i])
FI;
FI
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+31:i] remains unchanged* ; merging-masking
ELSE ; zeroing-masking
DEST[i+31:i] \leftarrow 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] \leftarrow 0

Intel C/C++ Compiler Intrinsic Equivalent

VFMADDUBxXPS __m512 __mm512_fmaddsub_ps(__m512 a, __m512 b, __m512 c);
VFMADDUBxXPS __m512 __mm512_fmaddsub_round_ps(__m512 a, __m512 b, __m512 c, int r);
VFMADDUBxXPS __m512 __mm512_mask_fmaddsub_ps(__m512 a, __mmask16 k, __m512 b, __m512 c);
VFMADDUBxXPS __m512 __mm512_mask3_fmaddsub_ps(__m512 a, __m512 b, __m512 c, __mmask16 k);
VFMADDUBxXPS __m512 __mm512_mask_fmaddsub_round_ps(__m512 a, __mmask16 k, __m512 b, __m512 c, int r);
VFMADDUBxXPS __m512 __mm512_maskz_fmaddsub_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFMADDUBxXPS __m512 __mm512_mask3_fmaddsub_round_ps(__m512 a, __m512 b, __m512 c, __mmask16 k, int r);
VFMADDUBxXPS __m256 __mm256_mask_fmaddsub_ps(__m256 a, __mmask8 k, __m256 b, __m256 c);
VFMADDUBxXPS __m256 __mm256_maskz_fmaddsub_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);
VFMADDUBxXPS __m256 __mm256_mask3_fmaddsub_ps(__m256 a, __m256 b, __m256 c, __mmask8 k);
VFMADDUBxXPS __m128 __mm128_mask_fmaddsub_ps(__m128 a, __mmask8 k, __m128 b, __m128 c);
VFMADDUBxXPS __m128 __mm128_maskz_fmaddsub_ps(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFMADDUBxXPS __m128 __mm128_mask3_fmaddsub_ps(__m128 a, __m128 b, __m128 c, __mmask8 k);
VFMADDUBxXPS __m128 __mm128_fmaddsub_ps (__m128 a, __m128 b, __m128 c);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions

VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD—Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.128.66.0F38.W1 97 /r VFMSUBADD132PD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/mem, subtract/add elements in xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W1 A7 /r VFMSUBADD213PD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, subtract/add elements in xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W1 B7 /r VFMSUBADD231PD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/mem, subtract/add elements in xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 97 /r VFMSUBADD132PD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/mem, subtract/add elements in ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 A7 /r VFMSUBADD213PD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, subtract/add elements in ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 B7 /r VFMSUBADD231PD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/mem, subtract/add elements in ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W1 97 /r EVEX.DDS.128.66.0F38.W1 EVMSUBADD132PD (k1)[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/m128/m64bcst, subtract/add elements in xmm2 and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W1 A7 /r EVEX.DDS.128.66.0F38.W1 EVMSUBADD213PD (k1)[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, subtract/add elements in xmm3/m128/m64bcst and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.DDS.128.66.0F38.W1 B7 /r EVEX.DDS.128.66.0F38.W1 EVMSUBADD231PD (k1)[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/m128/m64bcst and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 97 /r EVEX.DDS.256.66.0F38.W1 EVMSUBADD132PD (k1)[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/m256/m64bcst, subtract/add elements in ymm2 and put result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 A7 /r EVEX.DDS.256.66.0F38.W1 EVMSUBADD213PD (k1)[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, subtract/add elements in ymm3/m256/m64bcst and put result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.DDS.256.66.0F38.W1 B7 /r EVEX.DDS.256.66.0F38.W1 EVMSUBADD231PD (k1)[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/m256/m64bcst and put result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.DDS.512.66.0F38.W1 97 /r EVEX.DDS.512.66.0F38.W1 EVMSUBADD132PD (k1)[z], zmm2, zmm3/m512/m64bcst[er]</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm3/m512/m64bcst, subtract/add elements in zmm2 and put result in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>
VFMSUBADD132PD: Multiplies the two, four, or eight packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMSUBADD213PD: Multiplies the two, four, or eight packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMSUBADD231PD: Multiplies the two, four, or eight packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

EVEX encoded versions: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is conditionally updated with write mask k1.

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANS are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.
Operation

In the operations below, "*" and "+" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

**VFMSUBADD132PD DEST, SRC2, SRC3**

**IF (VEX.128) THEN**

\[
\begin{align*}
\text{DEST}[&63:0] &\leftarrow \text{RoundFPControl_MXCSR}(\text{DEST}[63:0] \times \text{SRC3}[63:0] + \text{SRC2}[63:0]) \\
\text{DEST}[&127:64] &\leftarrow \text{RoundFPControl_MXCSR}(\text{DEST}[127:64] \times \text{SRC3}[127:64] - \text{SRC2}[127:64]) \\
\text{DEST}[&MAX_VL-1:128] &\leftarrow 0
\end{align*}
\]

**ELSEIF (VEX.256) THEN**

\[
\begin{align*}
\text{DEST}[&63:0] &\leftarrow \text{RoundFPControl_MXCSR}(\text{DEST}[63:0] \times \text{SRC3}[63:0] + \text{SRC2}[63:0]) \\
\text{DEST}[&127:64] &\leftarrow \text{RoundFPControl_MXCSR}(\text{DEST}[127:64] \times \text{SRC3}[127:64] - \text{SRC2}[127:64]) \\
\text{DEST}[&191:128] &\leftarrow \text{RoundFPControl_MXCSR}(\text{DEST}[191:128] \times \text{SRC3}[191:128] + \text{SRC2}[191:128]) \\
\text{DEST}[&255:192] &\leftarrow \text{RoundFPControl_MXCSR}(\text{DEST}[255:192] \times \text{SRC3}[255:192] - \text{SRC2}[255:192])
\end{align*}
\]

**FI**

**VFMSUBADD213PD DEST, SRC2, SRC3**

**IF (VEX.128) THEN**

\[
\begin{align*}
\text{DEST}[&63:0] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[63:0] \times \text{DEST}[63:0] + \text{SRC3}[63:0]) \\
\text{DEST}[&127:64] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[127:64] \times \text{DEST}[127:64] - \text{SRC3}[127:64]) \\
\text{DEST}[&MAX_VL-1:128] &\leftarrow 0
\end{align*}
\]

**ELSEIF (VEX.256) THEN**

\[
\begin{align*}
\text{DEST}[&63:0] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[63:0] \times \text{DEST}[63:0] + \text{SRC3}[63:0]) \\
\text{DEST}[&127:64] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[127:64] \times \text{DEST}[127:64] - \text{SRC3}[127:64]) \\
\text{DEST}[&191:128] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[191:128] \times \text{DEST}[191:128] + \text{SRC3}[191:128]) \\
\text{DEST}[&255:192] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[255:192] \times \text{DEST}[255:192] - \text{SRC3}[255:192])
\end{align*}
\]

**FI**

**VFMSUBADD231PD DEST, SRC2, SRC3**

**IF (VEX.128) THEN**

\[
\begin{align*}
\text{DEST}[&63:0] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[63:0] \times \text{SRC3}[63:0] + \text{DEST}[63:0]) \\
\text{DEST}[&127:64] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[127:64] \times \text{SRC3}[127:64] - \text{DEST}[127:64]) \\
\text{DEST}[&MAX_VL-1:128] &\leftarrow 0
\end{align*}
\]

**ELSEIF (VEX.256) THEN**

\[
\begin{align*}
\text{DEST}[&63:0] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[63:0] \times \text{SRC3}[63:0] + \text{DEST}[63:0]) \\
\text{DEST}[&127:64] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[127:64] \times \text{SRC3}[127:64] - \text{DEST}[127:64]) \\
\text{DEST}[&191:128] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[191:128] \times \text{SRC3}[191:128] + \text{DEST}[191:128]) \\
\text{DEST}[&255:192] &\leftarrow \text{RoundFPControl_MXCSR}(\text{SRC2}[255:192] \times \text{SRC3}[255:192] - \text{DEST}[255:192])
\end{align*}
\]

**FI**

**VFMSUBADD132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

**IF (VL = 512) AND (EVEX.b = 1) THEN**

\[
\begin{align*}
\text{SET} \text{RM}(\text{EVEX.RC}) \\
\text{ELSE} \\
\text{SET} \text{RM}(\text{MXCSR.RM})
\end{align*}
\]

**FI**

**FOR j \leftarrow 0 \text{ TO KL-1**

\[
\begin{align*}
i &\leftarrow j \times 64 \\
\text{IF k1[j]} \text{ OR *no writemask* THEN}
\end{align*}
\]

\[
\begin{align*}
\text{IF } j \text{ *is even* THEN Dest}[i+63:i] \leftarrow
\end{align*}
\]
VFMSUBADD132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF j *is even*
        THEN
          IF (EVEX.b = 1)
            THEN
                DEST[i+63:i] ←
                RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[63:0] + SRC2[i+63:i])
                ELSE
                    DEST[i+63:i] ←
                    RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[63:0] + SRC2[i+63:i])
                    FL;
                ELSE
                    IF (EVEX.b = 1)
                        THEN
                            DEST[i+63:i] ←
                            RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[63:0] + SRC2[i+63:i])
                            ELSE
                                DEST[i+63:i] ←
                                RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[63:0] + SRC2[i+63:i])
                                FL;
                        ELSE
                            IF *merging-masking* ; merging-mask
                                THEN *DEST[i+63:i] remains unchanged*
                                ELSE ; zeroing-mask
                                    DEST[i+63:i] ← 0
                            FI
                        FI
        FI
    ELSE
        IF *merging-masking* ; merging-mask
            THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-mask
                DEST[i+63:i] ← 0
            FI
        FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFMSUBADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1)

    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN DEST[i+63:i] ← RoundFPControl(SRC2[i+63:i]*DEST[i+63:i] + SRC3[i+63:i])
                ELSE DEST[i+63:i] ← RoundFPControl(SRC2[i+63:i]*DEST[i+63:i] - SRC3[i+63:i])
            FI
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI
    ENDFOR

DEST[MAX_VL-1:VL] ← 0

VFMSUBADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] + SRC3[63:0])
                    ELSE
                        DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] + SRC3[i+63:i])
                FI;
            ELSE
                IF (EVEX.b = 1)
                    THEN
                        DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] - SRC3[63:0])
                        ELSE
                            DEST[i+63:i] ← RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] - SRC3[i+63:i])
                    FI;
            FI;
VFMSUBADD231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
THEN
  SET_RM(EVEX.RC);
ELSE
  SET_RM(MXCSR.RM);
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN
    IF j *is even*
    THEN DEST[i+63:i] ←
      RoundFPControl(SRC2[i+63:i]*SRC3[i+63:i] + DEST[i+63:i])
    ELSE DEST[i+63:i] ←
      RoundFPControl(SRC2[i+63:i]*SRC3[i+63:i] - DEST[i+63:i])
  FI
ELSE
  IF *merging-masking* ; merging-masking
  THEN *DEST[i+63:i] remains unchanged*
  ELSE ; zeroing-masking
    DEST[i+63:i] ← 0
  FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMSUBADD231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN
    IF j *is even*
    THEN
      IF (EVEX.b = 1)
      THEN
        DEST[i+63:i] ←
          RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[63:0] + DEST[i+63:i])
      ELSE
        DEST[i+63:i] ←
RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[i+63:i] + DEST[i+63:i])

ELSE

IF (EVEX.b = 1)
THEN
DEST[i+63:i]  RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[63:0] - DEST[i+63:i])
ELSE
DEST[i+63:i]  RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[i+63:i] - DEST[i+63:i])
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+63:i]  0
FI
FI
ENDIF
ENDFOR
DEST[MAX_VL-1:VL]  0

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUBADDxxxPD __m512d _mm512_fmsubadd_pd(__m512d a, __m512d b, __m512d c);
VFMSUBADDxxxPD __m512d _mm512_fmsubadd_round_pd(__m512d a, __m512d b, __m512d c, int r);
VFMSUBADDxxxPD __m512d _mm512_mask_fmsubadd_pd(__m512d a, __mmask8 k, __m512d b, __m512d c);
VFMSUBADDxxxPD __m512d _mm512_maskz_fmsubadd_pd(__mmask8 k, __m512d a, __m512d b, __m512d c);
VFMSUBADDxxxPD __m512d _mm512_mask3_fmsubadd_pd(__m512d a, __m512d b, __m512d c, __mmask8 k);
VFMSUBADDxxxPD __m512d _mm512_mask_fmsubadd_round_pd(__m512d a, __mmask8 k, __m512d b, __m512d c, int r);
VFMSUBADDxxxPD __m512d _mm512_maskz_fmsubadd_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c, int r);
VFMSUBADDxxxPD __m512d _mm512_mask3_fmsubadd_round_pd(__m512d a, __m512d b, __m512d c, __mmask8 k, int r);
VFMSUBADDxxxPD __m256d _mm256_fmsubadd_pd(__m256d a, __mmask8 k, __m256d b, __m256d c);
VFMSUBADDxxxPD __m256d _mm256_maskz_fmsubadd_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMSUBADDxxxPD __m256d _mm256_mask3_fmsubadd_pd(__mmask8 k, __m256d a, __m256d b, __m256d c, __mmask8 k);
VFMSUBADDxxxPD __m128d _mm_fmsubadd_pd(__m128d a, __m128d b, __m128d c);
VFMSUBADDxxxPD __m128d _mm_maskz_fmsubadd_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBADDxxxPD __m128d _mm_mask3_fmsubadd_pd(__mmask8 k, __m128d a, __m128d b, __m128d c, __mmask8 k);
VFMSUBADDxxxPD __m128d _mm_fmsubadd_round_pd(__m128d a, __m128d b, __m128d c);
VFMSUBADDxxxPD __m128d _mm_maskz_fmsubadd_round_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBADDxxxPD __m128d _mm_mask3_fmsubadd_round_pd(__mmask8 k, __m128d a, __m128d b, __m128d c, __mmask8 k);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
## VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS—Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DS.128.66.0F38.W0 97 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/mem, subtract/add elements in xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUBADD132PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DS.256.66.0F38.W0 97 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/mem, subtract/add elements in ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUBADD132PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DS.128.66.0F38.W0 A7 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, subtract/add elements in xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUBADD213PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DS.256.66.0F38.W0 A7 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, subtract/add elements in ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUBADD213PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DS.128.66.0F38.W0 B7 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/mem, subtract/add elements in xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUBADD231PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DS.256.66.0F38.W0 B7 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/mem, subtract/add elements in ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUBADD231PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 97 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/m128/m32bcst, subtract/add elements in xmm2 and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD132PS (k1){z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 A7 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, subtract/add elements in xmm3/m128/m32bcst and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD213PS (k1){z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 B7 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/m128/m32bcst, subtract/add elements in xmm1 and put result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD231PS (k1){z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 A7 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, subtract/add elements in ymm3/m128/m32bcst and put result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD213PS (k1){z}, ymm2, ymm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 B7 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/m128/m32bcst, subtract/add elements in ymm1 and put result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD231PS (k1){z}, ymm2, ymm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 A7 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm3/m128/m32bcst, subtract/add elements in zmm2 and put result in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD132PS (k1){z}, zmm2, zmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 B7 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm2 and zmm3/m128/m32bcst, subtract/add elements in zmm1 and put result in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD213PS (k1){z}, zmm2, zmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DS.128.66.0F38.W0 B7 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm2 and zmm3/m128/m32bcst, subtract/add elements in zmm1 and put result in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VFMSUBADD231PS (k1){z}, zmm2, zmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
VFMSUBADD132PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the first source operand to the corresponding packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the second source operand, performs rounding and stores the resulting packed single-precision floating-point values to the destination operand (first source operand).

VFMSUBADD213PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the corresponding packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the third source operand, performs rounding and stores the resulting packed single-precision floating-point values to the destination operand (first source operand).

VFMSUBADD231PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the corresponding packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the first source operand, performs rounding and stores the resulting packed single-precision floating-point values to the destination operand (first source operand).

EVEX encoded versions: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is conditionally updated with write mask k1.

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NaNs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

Operation

In the operations below, “*” and “+” symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

VFMSUBADD132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
  MAXNUM ← 2
ELSEIF (VEX.256)
  MAXNUM ← 4
FI
For i = 0 to MAXNUM -1{
  n ← 64*i;
  DEST[n+31:n] ← RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] + SRC2[n+31:n])
}
IF (VEX.128) THEN
VFMSUBADD213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM - 1{
    n ← 64*i;
    DEST[n+31:n] ← RoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] + SRC3[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI
VFMSUBADD231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM - 1{
    n ← 64*i;
    DEST[n+31:n] ← RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] + DEST[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI
VFMSUBADD132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN DEST[i+31:i] ← RoundFPControl(DEST[i+31:i]*SRC3[i+31:i] + SRC2[i+31:i])
ELSE DEST[i+31:i] ←
RoundFPControl(DEST[i+31:i]*SRC3[i+31:i] - SRC2[i+31:i])
FI
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+31:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+31:i] ← 0
FI
FI;
ENDIF
DEST[MAX_VL-1:VL] ← 0

VFMSUBADD132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
i ← j * 32
IF k1[j] OR *no writemask*
THEN
IF j *is even*
THEN
IF (EVEX.b = 1)
THEN
DEST[i+31:i] ←
RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[31:0] + SRC2[i+31:i])
ELSE
DEST[i+31:i] ←
RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[i+31:i] + SRC2[i+31:i])
FI;
ELSE
IF (EVEX.b = 1)
THEN
DEST[i+31:i] ←
RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[31:0] - SRC2[i+31:i])
ELSE
DEST[i+31:i] ←
RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[i+31:i] - SRC2[i+31:i])
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+31:i] remains unchanged*
ELSE ; zeroing-masking
DEST[i+31:i] ← 0
FI
FI;
ENDIF
DEST[MAX_VL-1:VL] ← 0
VFMSUBADD213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN DEST[i+31:i] ←
                    RoundFPControl(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
                ELSE
                    RoundFPControl(SRC2[i+31:i]*DEST[i+31:i] - SRC3[i+31:i])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged *
                    ELSE ; zeroing-masking
                        DEST[i+31:i] ← 0
                    FI
            FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMSUBADD213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN
                    IF (EVEX.b = 1)
                        THEN
                            DEST[i+31:i] ←
                                RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[31:0])
                        ELSE
                            DEST[i+31:i] ←
                                RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] + SRC3[i+31:i])
                        FI;
                    ELSE
                        IF (EVEX.b = 1)
                            THEN
                                DEST[i+31:i] ←
                                    RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] - SRC3[i+31:i])
                            ELSE
                                DEST[i+31:i] ←
                                    RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] - SRC3[31:0])
                            FI;
                    FI
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged *
                    ELSE ; zeroing-masking
                        DEST[i+31:i] ← 0
                    FI
            FI
        FI;
ENDFOR
IF *merging-masking* ; merging-masking
THEN *DEST[i+31:i] remains unchanged*
ELSE ; zeroing-masking
    DEST[i+31:i] \leftarrow 0
FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] \leftarrow 0

VFMSUBADD231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j \leftarrow 0 TO KL-1
    i \leftarrow j \times 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN DEST[i+31:i] \leftarrow
                    RoundFPControl(SRC2[i+31:i]*SRC3[i+31:i] + DEST[i+31:i])
            ELSE DEST[i+31:i] \leftarrow
                    RoundFPControl(SRC2[i+31:i]*SRC3[i+31:i] - DEST[i+31:i])
        FI
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+31:i] \leftarrow 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] \leftarrow 0

VFMSUBADD231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j \leftarrow 0 TO KL-1
    i \leftarrow j \times 32
    IF k1[j] OR *no writemask*
        THEN
            IF j *is even*
                THEN
                    IF (EVEX.b = 1)
                        THEN
                            DEST[i+31:i] \leftarrow
                                RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[31:0] + DEST[i+31:i])
                        ELSE
                            DEST[i+31:i] \leftarrow
                        ENDIF
        FI
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+31:i] \leftarrow 0
        FI
    FI;
RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[i+31:i] + DEST[i+31:i])
  FI;
ELSE
  IF (EVEX.b = 1)
    THEN
      DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[31:0] - DEST[i+31:i])
    ELSE
      DEST[i+31:i] ← RoundFPControl_MXCSR(SRC2[i+31:i]*SRC3[i+31:i] - DEST[i+31:i])
  FI;
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
  FI
ENDIF
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsics Equivalent
VFMSUBADDxxxPS __m512 _mm512_fmsubadd_ps(__m512 a, __m512 b, __m512 c);
VFMSUBADDxxxPS __m512 _mm512_fmsubadd_round_ps(__m512 a, __m512 b, __m512 c, int r);
VFMSUBADDxxxPS __m512 __mm512_mask_fmsubadd_ps(__m512 a, __mmask16 k, __m512 b, __m512 c);
VFMSUBADDxxxPS __m512 __mm512_maskz_fmsubadd_ps(__mmask16 k, __m512 a, __m512 b, __m512 c);
VFMSUBADDxxxPS __m512 __mm512_mask3_fmsubadd_ps(__m512 a, __m512 b, __m512 c, __mmask16 k);
VFMSUBADDxxxPS __m512 __mm512_mask_fmsubadd_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFMSUBADDxxxPS __m512 __mm512_maskz_fmsubadd_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFMSUBADDxxxPS __m512 __mm512_mask3_fmsubadd_round_ps(__m512 a, __m512 b, __m512 c, __mmask16 k, int r);
VFMSUBADDxxxPS __m256 __mm256_mask_fmsubadd_ps(__m256 a, __mmask8 k, __m256 b, __m256 c);
VFMSUBADDxxxPS __m256 __mm256_maskz_fmsubadd_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);
VFMSUBADDxxxPS __m256 __mm256_mask3_fmsubadd_ps(__m256 a, __m256 b, __m256 c, __mmask8 k);
VFMSUBADDxxxPS __m128 __mm128_mask_fmsubadd_ps(__m128 a, __mmask8 k, __m128 b, __m128 c);
VFMSUBADDxxxPS __m128 __mm128_maskz_fmsubadd_ps(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFMSUBADDxxxPS __m128 __mm128_mask3_fmsubadd_ps(__m128 a, __m128 b, __m128 c, __mmask8 k);
VFMSUBADDxxxPS __m128 __mm128_fmsubadd_ps (__m128 a, __m128 b, __m128 c);
VFMSUBADDxxxPS __m128 __mm128_fmsubadd_dd {(m128 a, __m128 b, __m128 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
## VFMSUB132PD/VFMSUB213PD/VFMSUB231PD—Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W1 9A /r VFMSUB132PD xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/mem, subtract xmm2 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 AA /r VFMSUB213PD xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, subtract xmm3/mem and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 BA /r VFMSUB231PD xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/mem, subtract xmm1 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 9A /r VFMSUB132PD ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/mem, subtract ymm2 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 AA /r VFMSUB213PD ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, subtract ymm3/mem and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 BA /r VFMSUB231PD ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/mem, subtract ymm1 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 9A /r EVEX.NDS.128.66.0F38.W1 9A /r VFMSUB132PD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/m128/m64bcst, subtract xmm2 and put result in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 AA /r EVEX.NDS.128.66.0F38.W1 AA /r VFMSUB213PD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, subtract xmm3/m128/m64bcst and put result in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 BA /r EVEX.NDS.128.66.0F38.W1 BA /r VFMSUB231PD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/m128/m64bcst, subtract xmm1 and put result in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 9A /r EVEX.NDS.256.66.0F38.W1 9A /r VFMSUB132PD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/m256/m64bcst, subtract ymm2 and put result in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 AA /r EVEX.NDS.256.66.0F38.W1 AA /r VFMSUB213PD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, subtract ymm3/m256/m64bcst and put result in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 BA /r EVEX.NDS.256.66.0F38.W1 BA /r VFMSUB231PD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/m256/m64bcst, subtract ymm1 and put result in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.512.66.0F38.W1 9A /r EVEX.NDS.512.66.0F38.W1 9A /r VFMSUB132PD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst{er}</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm3/m512/m64bcst, subtract zmm2 and put result in zmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.512.66.0F38.W1 AA /r EVEX.NDS.512.66.0F38.W1 AA /r VFMSUB213PD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst{er}</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm2, subtract zmm3/m512/m64bcst and put result in zmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.512.66.0F38.W1 BA /r EVEX.NDS.512.66.0F38.W1 BA /r VFMSUB231PD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst{er}</td>
<td>FV V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from zmm2 and zmm3/m512/m64bcst, subtract zmm1 and put result in zmm1 subject to writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>
**VFMSUB132PD: Multiplies the two, four or eight packed double-precision floating-point values from the first source operand to the two, four or eight packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the two, four or eight packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).**

**VFMSUB213PD: Multiplies the two, four or eight packed double-precision floating-point values from the second source operand to the two, four or eight packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the two, four or eight packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).**

**VFMSUB231PD: Multiplies the two, four or eight packed double-precision floating-point values from the second source to the two, four or eight packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the two, four or eight packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).**

**EVEX encoded versions:** The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is conditionally updated with write mask k1.

**VEX.256 encoded version:** The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

**VEX.128 encoded version:** The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

**Operation**

In the operations below, “*” and “-” symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFMSUB132PD DEST, SRC2, SRC3 (VEX encoded versions)**

IF (VEX.128) THEN
   MAXNUM ≡ 2
ELSEIF (VEX.256)
   MAXNUM ≡ 4
FI

For i = 0 to MAXNUM-1 {  
   n ≡ 64*i;  
}

IF (VEX.128) THEN  
   DEST[MAX_VL-1:128] ≡ 0

Ref. # 319433-023
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMSUB213PD DEST, SRC2, SRC3 (VEX encoded versions)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 64*i;
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMSUB231PD DEST, SRC2, SRC3 (VEX encoded versions)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 64*i;
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMSUB132PD DEST, SRC2, SRC3 (EVEX encoded versions, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ←
            RoundFPControl(DEST[i+63:i]*SRC3[i+63:i] - SRC2[i+63:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0
VFMSUB132PD DEST, SRC2, SRC3 (EVEX encoded versions, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+63:i] ← RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[i+63:i] - SRC2[i+63:i])
        ELSE
          DEST[i+63:i] ← RoundFPControl_MXCSR(DEST[i+63:i]*SRC3[i+63:i] - SRC2[i+63:i])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMSUB213PD DEST, SRC2, SRC3 (EVEX encoded versions, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← RoundFPControl(SRC2[i+63:i]*DEST[i+63:i] - SRC3[i+63:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
      FI
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFMSUB213PD DEST, SRC2, SRC3 (EVEX encoded versions, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+63:i] ←
          RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] - SRC3[63:0])
          +31:i)
        ELSE
          DEST[i+63:i] ←
          RoundFPControl_MXCSR(SRC2[i+63:i]*DEST[i+63:i] - SRC3[i+63:i])
          FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
          ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
          FI
        FI;
  ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMSUB231PD DEST, SRC2, SRC3 (EVEX encoded versions, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ←
    RoundFPControl(SRC2[i+63:i]*SRC3[i+63:i] - DEST[i+63:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI;
  ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFMSUB231PD DEST, SRC2, SRC3 (EVEX encoded versions, when src3 operand is a memory source)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+63:i] ←
          RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[63:0] - DEST[i+63:i])
        ELSE
          DEST[i+63:i] ←
          RoundFPControl_MXCSR(SRC2[i+63:i]*SRC3[i+63:i] - DEST[i+63:i])
          FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI;
  ENDFOR
  DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VFMSUBxxxxPD __m512d _mm512_fmsub_pd(__m512d a, __m512d b, __m512d c);
VFMSUBxxxxPD __m512d _mm512_fmsub_round_pd(__m512d a, __m512d b, __m512d c, int r);
VFMSUBxxxxPD __m512d _mm512_mask_fmsub_pd(__m512d a, __mmask8 k, __m512d b, __m512d c);
VFMSUBxxxxPD __m512d _mm512_maskz_fmsub_pd(__mmask8 k, __m512d a, __m512d b, __m512d c);
VFMSUBxxxxPD __m512d _mm512_mask3_fmsub_pd(__m512d a, __m512d b, __m512d c, __mmask8 k);
VFMSUBxxxxPD __m512d _mm512_mask_fmsub_round_pd(__m512d a, __mmask8 k, __m512d b, __m512d c, int r);
VFMSUBxxxxPD __m512d _mm512_maskz_fmsub_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c);
VFMSUBxxxxPD __m256d _mm256_fmsub_pd (__m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_mask_fmsub_pd(__m256d a, __mmask8 k, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_maskz_fmsub_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_mask3_fmsub_pd(__m256d a, __m256d b, __m256d c, __mmask8 k);
VFMSUBxxxxPD __m256d _mm256_maskz_fmsub_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m128d _mm128_fmsub_pd (__m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_mask_fmsub_pd(__m128d a, __mmask8 k, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_maskz_fmsub_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_mask3_fmsub_pd(__m128d a, __m128d b, __m128d c, __mmask8 k);
VFMSUBxxxxPD __m128d _mm128_maskz_fmsub_round_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m256d _mm256_fmsub_pd (__m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_mask_fmsub_pd(__m256d a, __mmask8 k, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_maskz_fmsub_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_mask3_fmsub_pd(__m256d a, __m256d b, __m256d c, __mmask8 k);
VFMSUBxxxxPD __m256d _mm256_maskz_fmsub_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m128d _mm128_fmsub_pd (__m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_mask_fmsub_pd(__m128d a, __mmask8 k, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_maskz_fmsub_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_mask3_fmsub_pd(__m128d a, __m128d b, __m128d c, __mmask8 k);
VFMSUBxxxxPD __m128d _mm128_maskz_fmsub_round_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m256d _mm256_fmsub_pd (__m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_mask_fmsub_pd(__m256d a, __mmask8 k, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_maskz_fmsub_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m256d _mm256_mask3_fmsub_pd(__m256d a, __m256d b, __m256d c, __mmask8 k);
VFMSUBxxxxPD __m256d _mm256_maskz_fmsub_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFMSUBxxxxPD __m128d _mm128_fmsub_pd (__m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_mask_fmsub_pd(__m128d a, __mmask8 k, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_maskz_fmsub_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBxxxxPD __m128d _mm128_mask3_fmsub_pd(__m128d a, __m128d b, __m128d c, __mmask8 k);
VFMSUBxxxxPD __m128d _mm128_maskz_fmsub_round_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions

VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
VFMSUB132PS/VFMSUB213PS/VFMSUB231PS—Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/E n</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 9A /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/mem, subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB132PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 AA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, subtract xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB213PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 BA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/mem, subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB231PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 9A /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/mem, subtract ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUB132PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 AA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, subtract ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUB213PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 BA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/mem, subtract ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUB231PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 9A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/m128/m32bcst, subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB132PS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 AA /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, subtract xmm3/m128/m32bcst and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB213PS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 BA /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/m128/m32bcst, subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB231PS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 9A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/m256/m32bcst, subtract ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUB132PS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 AA /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, subtract ymm3/m256/m32bcst and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUB213PS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 BA /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/m256/m32bcst, subtract ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFMSUB231PS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 9A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm3/m512/m32bcst, subtract zmm2 and put result in zmm1.</td>
</tr>
<tr>
<td>VFMSUB132PS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 AA /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm2, subtract zmm3/m512/m32bcst and put result in zmm1.</td>
</tr>
<tr>
<td>VFMSUB213PS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 BA /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm2 and zmm3/m512/m32bcst, subtract zmm1 and put result in zmm1.</td>
</tr>
<tr>
<td>VFMSUB231PS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Instruction Set Reference, A-Z

**Description**

Performs a set of SIMD multiply-subtract computation on packed single-precision floating-point values using three source operands and writes the multiply-subtract results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

**VFMSUB132PS:** Multiplies the four, eight or sixteen packed single-precision floating-point values from the first source operand to the four, eight or sixteen packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the four, eight or sixteen packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

**VFMSUB213PS:** Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the four, eight or sixteen packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the four, eight or sixteen packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

**VFMSUB231PS:** Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source to the four, eight or sixteen packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the four, eight or sixteen packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

**EVEX encoded versions:** The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is conditionally updated with write mask k1.

**VEX.256 encoded version:** The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

**VEX.128 encoded version:** The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

**Operation**

In the operations below, “*” and “-” symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFMSUB132PS DEST, SRC2, SRC3 (VEX encoded version)**

```plaintext
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI

For i = 0 to MAXNUM-1 {
    n ← 32*i;
    DEST[n+31:n] ← RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] - SRC2[n+31:n])
}

IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
```

---

Ref. # 319433-023
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMSUB213PS DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 32*i;
    DEST[n+31:n] ← RoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] - SRC3[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMSUB231PS DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 32*i;
    DEST[n+31:n] ← RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] - DEST[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFMSUB132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
 FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ←
            RoundFPControl(DEST[i+31:i]*SRC3[i+31:i] - SRC2[i+31:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
VFMSUB132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+31:i] ←
          RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[i+31:i] - SRC2[i+31:i])
        ELSE
          DEST[i+31:i] ←
          RoundFPControl_MXCSR(DEST[i+31:i]*SRC3[i+31:i] - SRC2[i+31:i])
      FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+31:i] ← 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMSUB213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ←
    RoundFPControl_MXCSR(SRC2[i+31:i]*DEST[i+31:i] - SRC3[i+31:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFMSUB213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j × 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+31:i] ←
          RoundFPControl_MXCSR(SRC2[i+31:i] * DEST[i+31:i] - SRC3[31:0])
        ELSE
          DEST[i+31:i] ←
          RoundFPControl_MXCSR(SRC2[i+31:i] * DEST[i+31:i] - SRC3[i+31:i])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+31:i] ← 0
        FI
      FI;
    ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMSUB231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j × 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ←
    RoundFPControl_MXCSR(SRC2[i+31:i] * SRC3[i+31:i] - DEST[i+31:i])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFMSUB231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j × 32
  IF k1[j] OR *no writemask*
THEN
  IF (EVEX.b = 1)
    THEN
      DEST[i+31:i] ←
      RoundFPControl_MXCSR(SRC2[i+31:i] * SRC3[31:0] - DEST[i+31:i])
    ELSE
      DEST[i+31:i] ←
      RoundFPControl_MXCSR(SRC2[i+31:i] * SRC3[i+31:i] - DEST[i+31:i])
  FI;
ELSE
  IF *merging-masking*
    THEN *DEST[i+31:i] remains unchanged*
  ELSE
    zeroing-masking
    DEST[i+31:i] ← 0
  FI
FI;
ENDIF
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUBxxxPS __m512_mm512_fmsub_ps(__m512 a, __m512 b, __m512 c);
VFMSUBxxxPS __m512_mm512_fmsub_round_ps(__m512 a, __m512 b, __m512 c, int r);
VFMSUBxxxPS __m512_mm512_mask_fmsub_ps(__m512 a, __mmask16 k, __m512 b, __m512 c);
VFMSUBxxxPS __m512_mm512_maskz_fmsub_ps(__mmask16 k, __m512 a, __m512 b, __m512 c);
VFMSUBxxxPS __m512_mm512_mask3_fmsub_ps(__m512 a, __m512 b, __m512 c, __mmask16 k);
VFMSUBxxxPS __m512_mm512_maskz_fmsub_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFMSUBxxxPS __m512_mm512_mask3_fmsub_round_ps(__m512 a, __m512 b, __m512 c, __mmask16 k, int r);
VFMSUBxxxPS __m256_mm256_fmsub_ps(__m256 a, __m256 b, __m256 c);
VFMSUBxxxPS __m256_mm256_mask_fmsub_ps(__m256 a, __mmask8 k, __m256 b, __m256 c);
VFMSUBxxxPS __m256_mm256_maskz_fmsub_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);
VFMSUBxxxPS __m256_mm256_mask3_fmsub_ps(__m256 a, __m256 b, __m256 c, __mmask8 k);
VFMSUBxxxPS __m128_mm_mask_fmsub_ps(__m128 a, __mmask8 k, __m128 b, __m128 c);
VFMSUBxxxPS __m128_mm_maskz_fmsub_ps(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFMSUBxxxPS __m128_mm_mask3_fmsub_ps(__m128 a, __m128 b, __m128 c, __mmask8 k);
VFMSUBxxxPS __m128_mm_fmsub_ps(__m128 a, __m128 b, __m128 c);
VFMSUBxxxPS __m256_mm256_fmsub_ps(__m256 a, __m256 b, __m256 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
VFMSUB132SD/VFMSUB213SD/VFMSUB231SD—Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 9B /r VFMSUB132SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm3/m64, subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 AB /r VFMSUB213SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm2, subtract xmm3/m64 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 BB /r VFMSUB231SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm2 and xmm3/m64, subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W1 9B /r VFMSUB132SD xmm1 (k1)[z], xmm2, xmm3/m64[er]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm3/m64, subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W1 AB /r VFMSUB213SD xmm1 (k1)[z], xmm2, xmm3/m64[er]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm2, subtract xmm3/m64 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W1 BB /r VFMSUB231SD xmm1 (k1)[z], xmm2, xmm3/m64[er]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm2 and xmm3/m64, subtract xmm1 and put result in xmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
Performs a SIMD multiply-subtract computation on the low packed double-precision floating-point values using three source operands and writes the multiply-subtract result in the destination operand. The destination operand is also the first source operand. The second operand must be a XMM register. The third source operand can be a XMM register or a 64-bit memory location.

VFMSUB132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFMSUB213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFMSUB231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point value in the first source operand, performs...
rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VEX.128 and EVEX encoded version: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:64 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination is updated according to the writemask.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

Operation

In the operations below, “*” and “-” symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFMSUB132SD DEST, SRC2, SRC3 (EVEX encoded version)**

If (EVEX.b = 1) and SRC3 *is a register*

THEN

```
SET_RM(EVEX.RC);
```
ELSE

```
SET_RM(MXCSR.RM);
```
FI;

IF k1[0] or *no writemask*

THEN

```
DEST[63:0] ← RoundFPControl(DEST[63:0]*SRC3[63:0] - SRC2[63:0])
```
ELSE

```
IF *merging-masking* ; merging-masking
THEN *DEST[63:0] remains unchanged*
ELSE ; zeroing-masking
THEN DEST[63:0] ← 0
```
FI;

FI;

```
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0
```

**VFMSUB213SD DEST, SRC2, SRC3 (EVEX encoded version)**

If (EVEX.b = 1) and SRC3 *is a register*

THEN

```
SET_RM(EVEX.RC);
```
ELSE

```
SET_RM(MXCSR.RM);
```
FI;

IF k1[0] or *no writemask*

THEN

```
DEST[63:0] ← RoundFPControl(SRC2[63:0]*DEST[63:0] - SRC3[63:0])
```
ELSE

```
IF *merging-masking* ; merging-masking
THEN *DEST[63:0] remains unchanged*
ELSE ; zeroing-masking
THEN DEST[63:0] ← 0
```
FI;

FI;

```
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0
```
VFMSUB231SD DEST, SRC2, SRC3 (EVEX encoded version)
IF (EVEX.b = 1) and SRC3 *is a register*
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
FI;
IF k1[0] or *no writemask* 
  THEN DEST[63:0] ← RoundFPControl(SRC2[63:0]*SRC3[63:0] - DEST[63:0])
  ELSE 
    IF *merging-masking* ; merging-masking
      THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
      THEN DEST[63:0] ← 0
    FI;
FI;
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

VFMSUB132SD DEST, SRC2, SRC3 (VEX encoded version)
DEST[63:0] ← RoundFPControl_MXCSR(DEST[63:0]*SRC3[63:0] - SRC2[63:0])
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

VFMSUB213SD DEST, SRC2, SRC3 (VEX encoded version)
DEST[63:0] ← RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] - SRC3[63:0])
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

VFMSUB231SD DEST, SRC2, SRC3 (VEX encoded version)
DEST[63:0] ← RoundFPControl_MXCSR(SRC2[63:0]*SRC3[63:0] - DEST[63:0])
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUBxxxSD __m128d _mm_fmsub_round_sd(__m128d a, __m128d b, __m128d c, int r);
VFMSUBxxxSD __m128d _mm_mask_fmsub_sd(__m128d a, __mmask8 k, __m128d b, __m128d c);
VFMSUBxxxSD __m128d _mm_maskz_fmsub_sd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFMSUBxxxSD __m128d _mm_mask3_fmsub_sd(__m128d a, __m128d b, __m128d c, __mmask8 k);
VFMSUBxxxSD __m128d _mm_mask_fmsub_round_sd(__m128d a, __mmask8 k, __m128d b, __m128d c, int r);
VFMSUBxxxSD __m128d _mm_maskz_fmsub_round_sd(__mmask8 k, __m128d a, __m128d b, __m128d c, int r);
VFMSUBxxxSD __m128d _mm_mask3_fmsub_round_sd(__m128d a, __m128d b, __m128d c, __mmask8 k, int r);
VFMSUBxxxSD __m128d _mm_fmsub_sd (__m128d a, __m128d b, __m128d c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
VFMSUB132SS/VFMSUB213SS/VFMSUB231SS—Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 9B /r</td>
<td></td>
<td>RVM</td>
<td>V/V</td>
<td>FMA Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB132SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 AB /r</td>
<td></td>
<td>RVM</td>
<td>V/V</td>
<td>FMA Multiply scalar single-precision floating-point value from xmm1 and xmm2, subtract xmm3/m32 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB213SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 BB /r</td>
<td></td>
<td>RVM</td>
<td>V/V</td>
<td>FMA Multiply scalar single-precision floating-point value from xmm2 and xmm3/m32, subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB231SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 9B /r</td>
<td></td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB132SS xmm1 {k1}(z), xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 AB /r</td>
<td></td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F Multiply scalar single-precision floating-point value from xmm1 and xmm2, subtract xmm3/m32 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB213SS xmm1 {k1}(z), xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 BB /r</td>
<td></td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F Multiply scalar single-precision floating-point value from xmm2 and xmm3/m32, subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFMSUB231SS xmm1 {k1}(z), xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD multiply-subtract computation on the low packed single-precision floating-point values using three source operands and writes the multiply-subtract result in the destination operand. The destination operand is also the first source operand. The second operand must be a XMM register. The third source operand can be a XMM register or a 32-bit memory location.

VFMSUB132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFMSUB213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFMSUB231SS: Multiplies the low packed single-precision floating-point value from the second source to the low packed single-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point value in the first source operand, performs rounding
and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VEX.128 and EVEX encoded version: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:32 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

EVEX encoded version: The low doubleword element of the destination is updated according to the writemask.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NaNs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

**Operation**

In the operations below, “*" and “-" symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFMSUB132SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);

ELSE

SET_RM(MXCSR.RM);

FI;

IF k1[0] or *no writemask*

THEN

DEST[31:0] \leftarrow \text{RoundFPControl}(DEST[31:0]*SRC3[31:0] - SRC2[31:0])

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[31:0] remains unchanged*

ELSE ; zeroing-masking

THEN DEST[31:0] \leftarrow 0

FI;

FI;

DEST[127:32] \leftarrow DEST[127:32]

DEST[MAX_VL-1:128] \leftarrow 0

**VFMSUB213SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);

ELSE

SET_RM(MXCSR.RM);

FI;

IF k1[0] or *no writemask*

THEN

DEST[31:0] \leftarrow \text{RoundFPControl}(SRC2[31:0]*DEST[31:0] - SRC3[31:0])

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[31:0] remains unchanged*

ELSE ; zeroing-masking

THEN DEST[31:0] \leftarrow 0

FI;

FI;

DEST[127:32] \leftarrow DEST[127:32]

DEST[MAX_VL-1:128] \leftarrow 0
VFMSUB231SS DEST, SRC2, SRC3 (EVEX encoded version)
IF (EVEX.b = 1) and SRC3 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN
        DEST[31:0] ← RoundFPControl(SRC2[31:0]*SRC3[63:0] - DEST[31:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[31:0] ← 0
        FI;
    FI;
DEST[MAX_VL-1:128] ← 0

VFMSUB132SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] ← RoundFPControl_MXCSR(DEST[31:0]*SRC3[31:0] - SRC2[31:0])
DEST[MAX_VL-1:128] ← 0

VFMSUB213SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] ← RoundFPControl_MXCSR(SRC2[31:0]*DEST[31:0] - SRC3[31:0])
DEST[MAX_VL-1:128] ← 0

VFMSUB231SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] ← RoundFPControl_MXCSR(SRC2[31:0]*SRC3[31:0] - DEST[31:0])
DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**
VFMSUBxxxSS __m128 _mm_fmsub_round_ss(__m128 a, __m128 b, __m128 c, int r);
VFMSUBxxxSS __m128 _mm_mask_fmsub_ss(__m128 a, __mmask8 k, __m128 b, __m128 c);
VFMSUBxxxSS __m128 _mm_maskz_fmsub_ss(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFMSUBxxxSS __m128 _mm_mask3_fmsub_ss(__m128 a, __m128 b, __m128 c, __mmask8 k);
VFMSUBxxxSS __m128 _mm_mask_fmsub_round_ss(__m128 a, __m128 b, __m128 c, __mmask8 k);
VFMSUBxxxSS __m128 _mm_maskz_fmsub_round_ss(__mmask8 k, __m128 a, __m128 b, __m128 c, int r);
VFMSUBxxxSS __m128 _mm_mask3_fmsub_round_ss(__m128 a, __m128 b, __m128 c, __mmask8 k, int r);
VFMSUBxxxSS __m128 _mm_fmsub_ss (__m128 a, __m128 b, __m128 c);

**SIMD Floating-Point Exceptions**
Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**
VEK-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
### VFNMADD132PD/VFNMADD213PD/VFNMADD231PD—Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W1 9C /r</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/mem, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 AC /r</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, negate the multiplication result and add to xmm3/mem and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 BC /r</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/mem, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 9C /r</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/mem, negate the multiplication result and add to ymm2 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 AC /r</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, negate the multiplication result and add to ymm3/mem and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 BC /r</td>
<td>RVM V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/mem, negate the multiplication result and add to ymm1 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 9C /r</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/m128/m64bcst, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 AC /r</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, negate the multiplication result and add to xmm3/m128/m64bcst and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 BC /r</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/m128/m64bcst, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 9C /r</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/m256/m64bcst, negate the multiplication result and add to ymm2 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 AC /r</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, negate the multiplication result and add to ymm3/m256/m64bcst and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 BC /r</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/m256/m64bcst, negate the multiplication result and add to ymm1 and put result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 9C /r</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm3/m512/m64bcst[er], negate the multiplication result and add to zmm2 and put result in zmm1.</td>
<td></td>
</tr>
</tbody>
</table>
### Instruction Set Reference, A-Z

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

#### Description

**VFNMADD132PD:** Multiplies the two, four or eight packed double-precision floating-point values from the first source operand to the two, four or eight packed double-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the two, four or eight packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

**VFNMADD213PD:** Multiplies the two, four or eight packed double-precision floating-point values from the second source operand to the two, four or eight packed double-precision floating-point values in the first source operand, adds the negated infinite precision intermediate result to the two, four or eight packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

**VFNMADD231PD:** Multiplies the two, four or eight packed double-precision floating-point values from the second source operand to the two, four or eight packed double-precision floating-point values in the third source operand, the negated infinite precision intermediate result to the two, four or eight packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

**EVEX encoded versions:** The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is conditionally updated with write mask k1.

**VEX.256 encoded version:** The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

**VEX.128 encoded version:** The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

#### Operation

In the operations below, “*” and “-” symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).
VFNADD132PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
   MAXNUM ← 2
ELSEIF (VEX.256)
   MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
   n ← 64*i;
   DEST[n+63:n] ← RoundFPControl_MXCSR(-(DEST[n+63:n]*SRC3[n+63:n]) + SRC2[n+63:n])
}
IF (VEX.128) THEN
   DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
   DEST[MAX_VL-1:256] ← 0
FI

VFNADD213PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
   MAXNUM ← 2
ELSEIF (VEX.256)
   MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
   n ← 64*i;
   DEST[n+63:n] ← RoundFPControl_MXCSR(-(SRC2[n+63:n]*DEST[n+63:n]) + SRC3[n+63:n])
}
IF (VEX.128) THEN
   DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
   DEST[MAX_VL-1:256] ← 0
FI

VFNADD231PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
   MAXNUM ← 2
ELSEIF (VEX.256)
   MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
   n ← 64*i;
   DEST[n+63:n] ← RoundFPControl_MXCSR(-(SRC2[n+63:n]*SRC3[n+63:n]) + DEST[n+63:n])
}
IF (VEX.128) THEN
   DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
   DEST[MAX_VL-1:256] ← 0
FI
VFNMADD132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← RoundFPControl(-(DEST[i+63:i]*SRC3[i+63:i]) + SRC2[i+63:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFNMADD132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+63:i] ← RoundFPControl_MXCSR(-(DEST[i+63:i]*SRC3[63:0]) + SRC2[i+63:i])
                ELSE
                    DEST[i+63:i] ← RoundFPControl_MXCSR(-(DEST[i+63:i]*SRC3[i+63:i]) + SRC2[i+63:i])
                FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFNMADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1)

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);
FI;

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[j] OR *no writemask*

THEN

DEST[i+63:i] ← RoundFPControl(-(SRC2[i+63:i]*DEST[i+63:i]) + SRC3[i+63:i])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking

DEST[i+63:i] ← 0
FI

FI;

ENDFOR

DEST[MAX_VL-1:VL] ← 0

VFNMADD213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[j] OR *no writemask*

THEN

IF (EVEX.b = 1)

THEN

DEST[i+63:i] ← RoundFPControl_MXCSR(-(SRC2[i+63:i]*DEST[i+63:i]) + SRC3[63:0])
ELSE

DEST[i+63:i] ← RoundFPControl_MXCSR(-(SRC2[i+63:i]*DEST[i+63:i]) + SRC3[i+63:3])
FI;
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking

DEST[i+63:i] ← 0
FI

FI;

ENDFOR

DEST[MAX_VL-1:VL] ← 0
VFNMADD231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1)
THEN
  SET_RM(EVEX.RC);
ELSE
  SET_RM(MXCSR.RM);
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN DEST[i+63:i] ←
        RoundFPControl(-(SRC2[i+63:i]*SRC3[i+63:i]) + DEST[i+63:i])
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFNMADD231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN
    IF (EVEX.b = 1)
    THEN
      DEST[i+63:i] ←
      RoundFPControl_MXCSR(-(SRC2[i+63:i]*SRC3[i+63:i]) + DEST[i+63:i])
    ELSE
      DEST[i+63:i] ←
      RoundFPControl_MXCSR(-(SRC2[i+63:i]*SRC3[i+63:i]) + DEST[i+63:i])
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VFNMADDxxxPD __m512d __m512 _mm512_fnmadd_pd(__m512d a, __m512d b, __m512d c);
VFNMADDxxxPD __m512d __m512 _mm512_fnmadd_round_pd(__m512d a, __m512d b, __m512d c, int r);
VFNMADDxxxPD __m512d __m512 _mm512_mask_fnmadd_pd(__m512d a, __mmask8 k, __m512d b, __m512d c);
VFNMADDxxxPD __m512d __m512 _mm512_maskz_fnmadd_pd(__mmask8 k, __m512d a, __m512d b, __m512d c);
VFNMADDxxxPD __m512d __m512 _mm512_mask3_fnmadd_pd(__m512d a, __m512d b, __m512d c, __mmask8 k);
VFNMADDxxxPD __m512d __mm512_mask_fnmadd_round_pd(__m512d a, __mmask8 k, __m512d b, __m512d c, int r);
VFNMADDxxxPD __m512d __mm512_maskz_fnmadd_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c, int r);
VFNMADDxxxPD __m512d __mm512_mask3_fnmadd_round_pd(__m512d a, __m512d b, __m512d c, __mmask8 k, int r);
VFNMADDxxxPD __m256d __mm256_mask_fnmadd_pd(__m256d a, __mmask8 k, __m256d b, __m256d c);
VFNMADDxxxPD __m256d __mm256_maskz_fnmadd_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFNMADDxxxPD __m256d __mm256_mask3_fnmadd_pd(__m256d a, __m256d b, __m256d c, __mmask8 k);
VFNMADDxxxPD __m128d __mm128_mask_fnmadd_pd(__m128d a, __mmask8 k, __m128d b, __m128d c);
VFNMADDxxxPD __m128d __mm128_maskz_fnmadd_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFNMADDxxxPD __m128d __mm128_mask3_fnmadd_pd(__m128d a, __m128d b, __m128d c, __mmask8 k);
VFNMADDxxxPD __m128d __mm128_fnmadd_pd(__m128d a, __m128d b, __m128d c);
VFNMADDxxxPD __m256d __mm256_fnmadd_pd(__m256d a, __m256d b, __m256d c);

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
## VFNMADD132PS/VFNMADD213PS/VFNMADD231PS—Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 9C/ir</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2/m128, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 AC/ir</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, negate the multiplication result and add to xmm3/m128 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 BC/ir</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/m128, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 9C/ir</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2/m256, negate the multiplication result and add to ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 AC/ir</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, negate the multiplication result and add to ymm3/m256 and put result in ymm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 BC/ir</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/m256, negate the multiplication result and add to ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 9C/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from xmm1 and k1[x], xmm2, xmm3/m128/m32bcst, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 AC/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from xmm1 and k1[x], xmm2, xmm3/m128/m32bcst and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 BC/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/m128/m32bcst, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 9C/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from ymm1 and k1[y], ymm2, ymm3/m256/m32bcst, negate the multiplication result and add to ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 AC/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from ymm1 and k1[y], ymm2, ymm3/m256/m32bcst and put result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 BC/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/m256/m32bcst, negate the multiplication result and add to ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 9C/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm1 and k1[z], zmm2, zmm3/m512/m32bcst, negate the multiplication result and add to zmm2 and put result in zmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 AC/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm1 and k1[z], zmm2, zmm3/m512/m32bcst and put result in zmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 BC/ir</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed single-precision floating-point values from zmm2 and zmm3/m512/m32bcst, negate the multiplication result and add to zmm1 and put result in zmm1.</td>
</tr>
</tbody>
</table>
Description
VFNMADD132PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the first source operand to the four, eight or sixteen packed single-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the four, eight or sixteen packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).
VFNMADD213PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the four, eight or sixteen packed single-precision floating-point values in the first source operand, adds the negated infinite precision intermediate result to the four, eight or sixteen packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).
VFNMADD231PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the four, eight or sixteen packed single-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the four, eight or sixteen packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).
EVEX encoded versions: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is conditionally updated with write mask k1.
VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.
VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Operation
In the operations below, “*” and “+” symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

VFNMADD132PS DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
MAXNUM \( \leftarrow 2 \)
ELSEIF (VEX.256)
MAXNUM \( \leftarrow 4 \)
FI
For i = 0 to MAXNUM-1 {
\( n \leftarrow 32^i; \)
\( \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl}\_\text{MXCSR}(- (\text{DEST}[n+31:n]*\text{SRC3}[n+31:n]) + \text{SRC2}[n+31:n]) \)
}
IF (VEX.128) THEN
\( \text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0 \)
ELSEIF (VEX.256)
\( \text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0 \)
FI
VFNMADD213PS DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
   MAXNUM ← 2
ELSEIF (VEX.256)
   MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
   n ← 32*i;
   DEST[n+31:n] ← RoundFPControl_MXCSR(-(SRC2[n+31:n]*DEST[n+31:n]) + SRC3[n+31:n])
}
IF (VEX.128) THEN
   DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
   DEST[MAX_VL-1:256] ← 0
FI
VFNMADD231PS DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
   MAXNUM ← 2
ELSEIF (VEX.256)
   MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
   n ← 32*i;
   DEST[n+31:n] ← RoundFPControl_MXCSR(-(SRC2[n+31:n]*SRC3[n+31:n]) + DEST[n+31:n])
}
IF (VEX.128) THEN
   DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
   DEST[MAX_VL-1:256] ← 0
FI
VFNMADD132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
   THEN
      SET_RM(EVEX.RC);
   ELSE
      SET_RM(MXCSR.RM);
   FI;
FOR j ← 0 TO KL-1
   i ← j * 32
   IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ←
         RoundFPControl(-(DEST[i+31:i]*SRC3[i+31:i]) + SRC2[i+31:i])
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
         ELSE ; zeroing-masking
            DEST[i+31:i] ← 0
         FI
   FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFNMADD132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ← 
                    RoundFPControl_MXCSR(-(DEST[i+31:i]*SRC3[i+31:i]) + SRC2[i+31:i])
                ELSE
                    DEST[i+31:i] ← 
                    RoundFPControl_MXCSR(-(DEST[i+31:i]*SRC3[i+31:i]) + SRC2[i+31:i])
                    Fl;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                    ELSE ; zeroing-masking
                        DEST[i+31:i] ← 0
                    FI
                FI
        FI;
    ENDFOR

VFNMADD213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← 
                    RoundFPControl(-(SRC2[i+31:i]*DEST[i+31:i]) + SRC3[i+31:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
            FI;
    ENDFOR

DEST[MAX_VL-1:VL] ← 0
VFNMADD213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ←
                    RoundFPControl_MXCSR(-(SRC2[i+31:i]*DEST[i+31:i]) + SRC3[31:0])
                ELSE
                    DEST[i+31:i] ←
                    RoundFPControl_MXCSR(-(SRC2[i+31:i]*DEST[i+31:i]) + SRC3[i+31:i])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
            FI;
    END FOR
    DEST[MAX_VL-1:VL] ← 0

VFNMADD231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ←
        RoundFPControl(-(SRC2[i+31:i]*SRC3[i+31:i]) + DEST[i+31:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI;
    END FOR
    DEST[MAX_VL-1:VL] ← 0
VFNMADD231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ←
                    RoundFPControl_MXCSR(-(SRC2[i+31:i]*SRC3[31:0]) + DEST[i+31:i])
                ELSE
                    DEST[i+31:i] ←
                    RoundFPControl_MXCSR(-(SRC2[i+31:i]*SRC3[i+31:i]) + DEST[i+31:i])
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged* 
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI;
    ENDFOR

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFNMADDxxxPS __m512 __m512_fnmadd_ps(__m512 a, __m512 b, __m512 c);
VFNMADDxxxPS __m512 __m512_fnmadd_round_ps(__m512 a, __m512 b, __m512 c, int r);
VFNMADDxxxPS __m512 __m512_mask_fnmadd_ps(__m512 a, __mmask16 k, __m512 b, __m512 c);
VFNMADDxxxPS __m512 __m512_maskz_fnmadd_ps(__mmask16 k, __m512 a, __m512 b, __m512 c);
VFNMADDxxxPS __m512 __m512_mask3_fnmadd_ps(__m512 a, __m512 b, __m512 c, __mmask16 k);
VFNMADDxxxPS __m512 __m512_mask_fnmadd_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFNMADDxxxPS __m512 __m512_mask3_fnmadd_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, __mmask16 k, int r);
VFNMADDxxxPS __m256 __m256_fnmadd_ps(__m256 a, __m256 b, __m256 c);
VFNMADDxxxPS __m256 __m256_fnmadd_round_ps(__m256 a, __m256 b, __m256 c, int r);
VFNMADDxxxPS __m256 __m256_mask_fnmadd_ps(__m256 a, __m256 b, __m256 c, __mmask8 k);
VFNMADDxxxPS __m256 __m256_maskz_fnmadd_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);
VFNMADDxxxPS __m128 __m128_fnmadd_ps(__m128 a, __m128 b, __m128 c);
VFNMADDxxxPS __m128 __m128_fnmadd_round_ps(__m128 a, __m128 b, __m128 c, int r);
VFNMADDxxxPS __m128 __m128_mask_fnmadd_ps(__mmask8 k, __m128 a, __m128 b, __m128 c, __mmask8 k);
VFNMADDxxxPS __m128 __m128_maskz_fnmadd_ps(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFNMADDxxxPS __m256 __m256_fnmadd_ps(__m256 a, __m256 b, __m256 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
VFNMADD132SD/VFNMADD213SD/VFNMADD231SD—Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 9D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm3/mem, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFXMADD213SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm2, negate the multiplication result and add to xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFXMADD231SD xmm1, xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm2 and xmm3/mem, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>EVFXMADD132SD xmm1 (k1){z}, xmm2, xmm3/m64[er]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm3/m64, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>EVFXMADD213SD xmm1 (k1){z}, xmm2, xmm3/m64[er]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm2, negate the multiplication result and add to xmm3/m64 and put result in xmm1.</td>
</tr>
<tr>
<td>EVFXMADD231SD xmm1 (k1){z}, xmm2, xmm3/m64[er]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar double-precision floating-point value from xmm2 and xmm3/m64, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRMreg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRMreg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

VFNMADD132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMADD213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMADD231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VEX.128 and EVEX encoded version: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:64 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination is updated according to the writemask. Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NaNs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

**Operation**

In the operations below, “*” and “+” symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

**VFNMADD132SD DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);
FI;

IF k1[0] or *no writemask*

THEN

DEST[63:0] ← RoundFPControl(-(DEST[63:0]*SRC3[63:0]) + SRC2[63:0])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[63:0] remains unchanged*

ELSE ; zeroing-masking

THEN DEST[63:0] ← 0
FI;

FI;

DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

**VFNMADD213SD DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);
FI;

IF k1[0] or *no writemask*

THEN

DEST[63:0] ← RoundFPControl(-(SRC2[63:0]*DEST[63:0]) + SRC3[63:0])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[63:0] remains unchanged*

ELSE ; zeroing-masking

THEN DEST[63:0] ← 0
FI;

FI;

DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0
VFNMADD231SD DEST, SRC2, SRC3 (EVEX encoded version)
IF (EVEX.b = 1) and SRC3 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN
        DEST[63:0] ← RoundFPControl(-(SRC2[63:0]*SRC3[63:0]) + DEST[63:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[63:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[63:0] ← 0
                FI;
        FI;
    FI;
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

VFNMADD132SD DEST, SRC2, SRC3 (VEX encoded version)
DEST[63:0] ← RoundFPControl_MXCSR( (DEST[63:0]*SRC3[63:0]) + SRC2[63:0])
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

VFNMADD213SD DEST, SRC2, SRC3 (VEX encoded version)
DEST[63:0] ← RoundFPControl_MXCSR( (SRC2[63:0]*DEST[63:0]) + SRC3[63:0])
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

VFNMADD231SD DEST, SRC2, SRC3 (VEX encoded version)
DEST[63:0] ← RoundFPControl_MXCSR( (SRC2[63:0]*SRC3[63:0]) + DEST[63:0])
DEST[127:64] ← DEST[127:64]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFNMADD<XXX>SD __m128d __mm_fnmadd_round_sd(__m128d a, __m128d b, __m128d c, int r);
VFNMADD<XXX>SD __m128d __mm_mask_fnmadd_sd(__m128d a, __mmask8 k, __m128d b, __m128d c);
VFNMADD<XXX>SD __m128d __mm_maskz_fnmadd_sd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFNMADD<XXX>SD __m128d __mm_mask3_fnmadd_sd(__m128d a, __m128d b, __m128d c, __mmask8 k);
VFNMADD<XXX>SD __m128d __mm_mask_fnmadd_round_sd(__m128d a, __mmask8 k, __m128d b, __m128d c, int r);
VFNMADD<XXX>SD __m128d __mm_maskz_fnmadd_round_sd(__mmask8 k, __m128d a, __m128d b, __m128d c, int r);
VFNMADD<XXX>SD __m128d __mm_mask3_fnmadd_round_sd(__m128d a, __m128d b, __m128d c, __mmask8 k, int r);
VFNMADD<XXX>SD __m128d __mm_fnmadd_sd (__m128d a, __m128d b, __m128d c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
VFNMADD132SS/VFNMADD213SS/VFNMADD231SS—Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 9D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNADD132SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 AD /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNADD213SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 BD /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm2 and xmm3/m32, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNADD231SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 9D /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNADD132SS (k1){z}, xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 AD /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, negate the multiplication result and add to xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNADD213SS (k1){z}, xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.LIG.66.0F38.W0 BD /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply scalar single-precision floating-point value from xmm2 and xmm3/m32, negate the multiplication result and add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNADD231SS (k1){z}, xmm2, xmm3/m32{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

VFNMADD132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFNMADD213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFNMADD231SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VEX.128 and EVEX encoded version: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:32 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

EVEX encoded version: The low doubleword element of the destination is updated according to the writemask.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

**Operation**

In the operations below, "*" and "+" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding).

**VFNADD132SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;

IF k1[0] or *no writemask*
  THEN
    DEST[31:0] ← RoundFPControl(-(DEST[31:0]*SRC3[31:0]) + SRC2[31:0])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
          THEN DEST[31:0] ← 0
    FI;
  FI;

DEST[MAX_VL-1:128] ← 0

**VFNADD213SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;

IF k1[0] or *no writemask*
  THEN
    DEST[31:0] ← RoundFPControl(-(SRC2[31:0]*DEST[31:0]) + SRC3[31:0])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
          THEN DEST[31:0] ← 0
    FI;
  FI;

DEST[MAX_VL-1:128] ← 0
VFNMADD231SS DEST, SRC2, SRC3 (EVEX encoded version)
IF (EVEX.b = 1) and SRC3 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN
        DEST[31:0] ← RoundFPControl(-(SRC2[31:0]*SRC3[63:0]) + DEST[31:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[31:0] ← 0
        FI;
    FI;
DEST[MAX_VL-1:128] ← 0

VFNMADD132SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] ← RoundFPControl_MXCSR(DEST[31:0]*SRC3[31:0]) + SRC2[31:0])
DEST[MAX_VL-1:128] ← 0

VFNMADD213SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] ← RoundFPControl_MXCSR(SRC2[31:0]*DEST[31:0]) + SRC3[31:0])
DEST[MAX_VL-1:128] ← 0

VFNMADD231SS DEST, SRC2, SRC3 (VEX encoded version)
DEST[31:0] ← RoundFPControl_MXCSR(SRC2[31:0]*DEST[31:0]) + SRC3[31:0])
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFNMADDxxxSS __m128 _mm_fnmadd_round_ss(__m128 a, __m128 b, __m128 c, int r);
VFNMADDxxxSS __m128 _mm_mask_fnmadd_ss(__m128 a, __mmask8 k, __m128 b, __m128 c);
VFNMADDxxxSS __m128 _mm_maskz_fnmadd_ss(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFNMADDxxxSS __m128 _mm_maskz_fnmadd_round_ss(__mmask8 k, __m128 a, __m128 b, __m128 c, int r);
VFNMADDxxxSS __m128 _mm_maskz_fnmadd_round_ss(__mmask8 k, __m128 a, __m128 b, __m128 c, int r);
VFNMADDxxxSS __m128 _mm_maskz_fnmadd_round_ss(__mmask8 k, __m128 a, __m128 b, __m128 c, int r);
VFNMADDxxxSS __m128 _mm_maskz_fnmadd_round_ss(__mmask8 k, __m128 a, __m128 b, __m128 c, int r);
VFNMADDxxxSS __m128 _mm_maskz_fnmadd_round_ss(__mmask8 k, __m128 a, __m128 b, __m128 c, int r);
VFNMADDxxxSS __m128 _mm_maskz_fnmadd_round_ss(__mmask8 k, __m128 a, __m128 b, __m128 c, int r);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
## VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD—Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W1 9E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/mem, negate the multiplication result and subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB132PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 AE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, negate the multiplication result and subtract xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB213PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 BE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/mem, negate the multiplication result and subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB231PD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 9E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/mem, negate the multiplication result and subtract ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB132PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 AE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, negate the multiplication result and subtract ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB213PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 BE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/mem, negate the multiplication result and subtract ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB231PD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 9E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm3/m128/m64bcst, negate the multiplication result and subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB132PD xmm1 (k1){z}, xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 AE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm1 and xmm2, negate the multiplication result and subtract xmm3/m128/m64bcst and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB213PD xmm1 (k1){z}, xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 BE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from xmm2 and xmm3/m128/m64bcst, negate the multiplication result and subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB231PD xmm1 (k1){z}, xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 9E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm3/m256/m64bcst, negate the multiplication result and subtract ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB132PD ymm1 (k1){z}, ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 AE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm1 and ymm2, negate the multiplication result and subtract ymm3/m256/m64bcst and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB213PD ymm1 (k1){z}, ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 BE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Multiply packed double-precision floating-point values from ymm2 and ymm3/m256/m64bcst, negate the multiplication result and subtract ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB231PD ymm1 (k1){z}, ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 9E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm3/m512/m64bcst, negate the multiplication result and subtract zmm2 and put result in zmm1.</td>
</tr>
<tr>
<td>VFNMSUB132PD zmm1 (k1){z}, zmm2, zmm3/m512/m64bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 AE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed double-precision floating-point values from zmm1 and zmm2, negate the multiplication result and subtract zmm3/m512/m64bcst and put result in zmm1.</td>
</tr>
<tr>
<td>VFNMSUB213PD zmm1 (k1){z}, zmm2, zmm3/m512/m64bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 BE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed double-precision floating-point values from zmm2 and zmm3/m512/m64bcst, negate the multiplication result and subtract zmm1 and put result in zmm1.</td>
</tr>
<tr>
<td>VFNMSUB231PD zmm1 (k1){z}, zmm2, zmm3/m512/m64bcst{er}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, A-Z

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

VFNMSUB132PD: Multiplies the two, four or eight packed double-precision floating-point values from the first source operand to the two, four or eight packed double-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the two, four or eight packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

VFNMSUB213PD: Multiplies the two, four or eight packed double-precision floating-point values from the second source operand to the two, four or eight packed double-precision floating-point values in the first source operand. From negated infinite precision intermediate results, subtracts the two, four or eight packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

VFNMSUB231PD: Multiplies the two, four or eight packed double-precision floating-point values from the second source to the two, four or eight packed double-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the two, four or eight packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two, four or eight packed double-precision floating-point values to the destination operand (first source operand).

EVEX encoded versions: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is conditionally updated with write mask k1.

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Operation

In the operations below, "*" and "+" symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

VFNMSUB132PD DEST, SRC2, SRC3 (VEX encoded version)

```c
IF (VEX.128) THEN
  MAXNUM ← 2
ELSEIF (VEX.256)
  MAXNUM ← 4
FI

For i = 0 to MAXNUM-1 {
  n ← 64*i;
  DEST[n+63:n] ← RoundFPControl_MXCSR( - (DEST[n+63:n]*SRC3[n+63:n]) - SRC2[n+63:n])
}

IF (VEX.128) THEN
  DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
  DEST[MAX_VL-1:256] ← 0
FI
```
VFNMSUB213PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 64*i;
    DEST[n+63:n] ← RoundFPControl_MXCSR( - (SRC2[n+63:n]*DEST[n+63:n]) - SRC3[n+63:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI
VFNMSUB231PD DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 64*i;
    DEST[n+63:n] ← RoundFPControl_MXCSR( - (SRC2[n+63:n]*SRC3[n+63:n]) - DEST[n+63:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI
VFNMSUB132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1) THEN
    SET_RM(EVEX.RC);
ELSE
    SET_RM(MXCSR.RM);
FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← RoundFPControl(-(DEST[i+63:i]*SRC3[i+63:i]) - SRC2[i+63:i])
    ELSE
        IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
        FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFNMSUB132PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+63:i] ←
                    RoundFPControl_MXCSR(-(DEST[i+63:i]*SRC3[i+63:i]) - SRC2[i+63:i])
                ELSE
                    DEST[i+63:i] ←
                    RoundFPControl_MXCSR(-(DEST[i+63:i]*SRC3[i+63:i]) - SRC2[i+63:i])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
                FI
            FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFNMSUB213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (2, 128), (4, 256), (8, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ←
        RoundFPControl(-(SRC2[i+63:i]*DEST[i+63:i]) - SRC3[i+63:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFNMSUB213PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN
    IF (EVEX.b = 1)
    THEN
      DEST[i+63:i] ← RoundFPControl_MXCSR(-(SRC2[i+63:i]*DEST[i+63:i]) - SRC3[63:0])
    ELSE
      DEST[i+63:i] ← RoundFPControl_MXCSR(-(SRC2[i+63:i]*DEST[i+63:i]) - SRC3[i+63:i])
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFNMSUB231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN DEST[i+63:i] ←
    RoundFPControl(-SRC2[i+63:i]*SRC3[i+63:i] - DEST[i+63:i])
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
**VFNMSUB231PD DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1)
        THEN
          DEST[i+63:i] ← RoundFPControl_MXCSR(-SRC2[i+63:i]*SRC3[63:0]) - DEST[i+63:i])
        ELSE
          DEST[i+63:i] ← RoundFPControl_MXCSR(-SRC2[i+63:i]*SRC3[i+63:i]) - DEST[i+63:i])
        FI
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VFNMSUBxxxPD __m512d _mm512_fnmsub_pd(__m512d a, __m512d b, __m512d c);
VFNMSUBxxxPD __m512d _mm512_fnmsub_round_pd(__m512d a, __m512d b, __m512d c, int r);
VFNMSUBxxxPD __m512d _mm512_mask_fnmsub_pd(__m512d a, __mmask8 k, __m512d b, __m512d c);
VFNMSUBxxxPD __m512d _mm512_maskz_fnmsub_pd(__mmask8 k, __m512d a, __m512d b, __m512d c);
VFNMSUBxxxPD __m512d _mm512_mask3_fnmsub_pd(__m512d a, __m512d b, __m512d c, __mmask8 k);
VFNMSUBxxxPD __m512d _mm512_mask_fnmsub_round_pd(__m512d a, __mmask8 k, __m512d b, __m512d c, int r);
VFNMSUBxxxPD __m512d _mm512_maskz_fnmsub_round_pd(__mmask8 k, __m512d a, __m512d b, __m512d c, int r);
VFNMSUBxxxPD __m512d _mm512_mask3_fnmsub_round_pd(__m512d a, __m512d b, __m512d c, __mmask8 k, int r);
VFNMSUBxxxPD __m256d _mm256_fnmsub_pd(__m256d a, __m256d b, __m256d c);
VFNMSUBxxxPD __m256d _mm256_fnmsub_round_pd(__m256d a, __m256d b, __m256d c, int r);
VFNMSUBxxxPD __m256d _mm256_mask_fnmsub_pd(__m256d a, __mmask8 k, __m256d b, __m256d c);
VFNMSUBxxxPD __m256d _mm256_maskz_fnmsub_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFNMSUBxxxPD __m256d _mm256_mask3_fnmsub_pd(__m256d a, __m256d b, __m256d c, __mmask8 k);
VFNMSUBxxxPD __m256d _mm256_maskz_fnmsub_round_pd(__mmask8 k, __m256d a, __m256d b, __m256d c);
VFNMSUBxxxPD __m128d _mm_mask_fnmsub_pd(__m128d a, __m128d b, __m128d c);
VFNMSUBxxxPD __m128d _mm_maskz_fnmsub_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFNMSUBxxxPD __m128d _mm_mask3_fnmsub_pd(__m128d a, __m128d b, __m128d c, __mmask8 k);
VFNMSUBxxxPD __m128d _mm_maskz_fnmsub_round_pd(__mmask8 k, __m128d a, __m128d b, __m128d c);
VFNMSUBxxxPD __m256d _mm256_fnmsub_pd(__m256d a, __m256d b, __m256d c);

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
### VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS—Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 9E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/mem, negate the multiplication result and subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB132PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 AE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, negate the multiplication result and subtract xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB213PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 BE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/mem, negate the multiplication result and subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB231PS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 9E /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/mem, negate the multiplication result and subtract ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB132PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 AE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, negate the multiplication result and subtract ymm3/mem and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB213PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 BE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/mem, negate the multiplication result and subtract ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB231PS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 9E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm3/m128/m32bcst, negate the multiplication result and subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB132PS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 AE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm1 and xmm2, negate the multiplication result and subtract xmm3/m128/m32bcst and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB213PS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 BE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from xmm2 and xmm3/m128/m32bcst, negate the multiplication result and subtract add to xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB231PS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 9E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm3/m256/m32bcst, negate the multiplication result and subtract ymm2 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB132PS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 AE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm1 and ymm2, negate the multiplication result and subtract ymm3/m256/m32bcst and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB213PS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 BE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from ymm2 and ymm3/m256/m32bcst, negate the multiplication result and subtract add to ymm1 and put result in ymm1.</td>
</tr>
<tr>
<td>VFNMSUB231PS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 9E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm3/m512/m32bcst, negate the multiplication result and subtract zmm2 and put result in zmm1.</td>
</tr>
<tr>
<td>VFNMSUB132PS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 AE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm1 and zmm2, negate the multiplication result and subtract zmm3/m512/m32bcst and put result in zmm1.</td>
</tr>
<tr>
<td>VFNMSUB213PS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 BE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed single-precision floating-point values from zmm2 and zmm3/m512/m32bcst, negate the multiplication result and subtract add to zmm1 and put result in zmm1.</td>
</tr>
<tr>
<td>VFNMSUB231PS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

5-320 Ref. # 319433-023
VFNMSUB132PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the first source operand to the four, eight or sixteen packed single-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the four, eight or sixteen packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

VFNMSUB213PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the four, eight or sixteen packed single-precision floating-point values in the first source operand. From negated infinite precision intermediate results, subtracts the four, eight or sixteen packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

VFNMSUB231PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source to the four, eight or sixteen packed single-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the four, eight or sixteen packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand).

EVEX encoded versions: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is conditionally updated with write mask k1.

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

Operation
In the operations below, “*” and “-” symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFNMSUB132PS DEST, SRC2, SRC3 (VEX encoded version)**

IF (VEX.128) THEN
  MAXNUM ← 2
ELSEIF (VEX.256)
  MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
  n ← 32*i;
  DEST[n+31:n] ← RoundFPControl_MXCSR( - (DEST[n+31:n]*SRC3[n+31:n]) - SRC2[n+31:n])
}
IF (VEX.128) THEN
  DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
  DEST[MAX_VL-1:256] ← 0
FI
VFNMSUB213PS DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 32*i;
    DEST[n+31:n] ← RoundFPControl_MXCSR(-(SRC2[n+31:n]*DEST[n+31:n]) - SRC3[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFNMSUB231PS DEST, SRC2, SRC3 (VEX encoded version)
IF (VEX.128) THEN
    MAXNUM ← 2
ELSEIF (VEX.256)
    MAXNUM ← 4
FI
For i = 0 to MAXNUM-1 {
    n ← 32*i;
    DEST[n+31:n] ← RoundFPControl_MXCSR(-(SRC2[n+31:n]*SRC3[n+31:n]) - DEST[n+31:n])
}
IF (VEX.128) THEN
    DEST[MAX_VL-1:128] ← 0
ELSEIF (VEX.256)
    DEST[MAX_VL-1:256] ← 0
FI

VFNMSUB132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ←
            RoundFPControl(-(DEST[i+31:i]*SRC3[i+31:i]) - SRC2[i+31:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VFNMSUB132PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)
(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ← RoundFPControl_MXCSR(-(DEST[i+31:i]*SRC3[i+31:i]) - SRC2[i+31:i])
                ELSE
                    DEST[i+31:i] ← RoundFPControl_MXCSR(-(DEST[i+31:i]*SRC3[i+31:i]) - SRC2[i+31:i])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                ELSE ; zeroing-masking
                        DEST[i+31:i] ← 0
                    FI
                FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VFNMSUB213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← RoundFPControl_MXCSR(-(SRC2[i+31:i]*DEST[i+31:i]) - SRC3[i+31:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
**INSTRUCTION SET REFERENCE, A-Z**

VFNMSUB213PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1)
                THEN
                    DEST[i+31:i] ←
                    RoundFPControl_MXCSR(-(SRC2[i+31:i]*DEST[i+31:i]) - SRC3[31:0])
                ELSE
                    DEST[i+31:i] ←
                    RoundFPControl_MXCSR(-(SRC2[i+31:i]*DEST[i+31:i]) - SRC3[i+31:i])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
            FI
        ENDFOR

VFNMSUB231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a register)

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            DEST[i+31:i] ←
            RoundFPControl_MXCSR(-(SRC2[i+31:i]*SRC3[i+31:i]) - DEST[i+31:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI
        FI
    ENDFOR

VFNMSUB231PS DEST, SRC2, SRC3 (EVEX encoded version, when src3 operand is a memory source)

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
THEN
  IF (EVEX.b = 1)
    THEN
      DEST[i+31:i] ←
      RoundFPControl_MXCSR(-(SRC2[i+31:i]*SRC3[31:0]) - DEST[i+31:i])
    ELSE
      DEST[i+31:i] ←
      RoundFPControl_MXCSR(-(SRC2[i+31:i]*SRC3[i+31:i]) - DEST[i+31:i])
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
      FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VFNMSUBxxxPS __m512_mm512_fnmsub_ps(__m512 a, __m512 b, __m512 c);
VFNMSUBxxxPS __m512_mm512_fnmsub_round_ps(__m512 a, __m512 b, __m512 c, int r);
VFNMSUBxxxPS __m512_mm512_mask_fnmsub_ps(__m512 a, __mmask16 k, __m512 b, __m512 c);
VFNMSUBxxxPS __m512_mm512_maskz_fnmsub_ps(__mmask16 k, __m512 a, __m512 b, __m512 c);
VFNMSUBxxxPS __m512_mm512_mask3_fnmsub_ps(__m512 a, __m512 b, __m512 c, __mmask16 k);
VFNMSUBxxxPS __m512_mm512_maskz_fnmsub_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFNMSUBxxxPS __m512_mm512_mask3_fnmsub_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);
VFNMSUBxxxPS __m256_mm256_fnmsub_ps(__m256 a, __m256 b, __m256 c);
VFNMSUBxxxPS __m256_mm256_mask_fnmsub_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);
VFNMSUBxxxPS __m256_mm256_mask3_fnmsub_ps(__m256 a, __m256 b, __m256 c, __mmask8 k);
VFNMSUBxxxPS __m128_mm128_fnmsub_ps(__m128 a, __m128 b, __m128 c);
VFNMSUBxxxPS __m128_mm128_mask_fnmsub_ps(__mmask8 k, __m128 a, __m128 b, __m128 c);
VFNMSUBxxxPS __m128_mm128_mask3_fnmsub_ps(__m128 a, __m128 b, __m128 c, __mmask8 k);
VFNMSUBxxxPS __m256_mm256_fnmsub_ps(__m256 a, __m256 b, __m256 c);

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD—Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 9F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm3/mem, negate the multiplication result and subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 AF /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm1 and xmm2, negate the multiplication result and subtract xmm3/mem and put result in xmm1.</td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W1 BF /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar double-precision floating-point value from xmm2 and xmm3/mem, negate the multiplication result and subtract xmm1 and put result in xmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

VFNMSUB132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMSUB213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMSUB231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VEX.128 and EVEX encoded version: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:64 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination is updated according to the writemask. Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

**Operation**
In the operations below, “*” and “-” symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFNMSUB132SD DEST, SRC2, SRC3 (EVEX encoded version)**
If (EVEX.b = 1) and SRC3 *is a register*
THEN
    SET_RM(EVEX.RC);
ELSE
    SET_RM(MXCSR.RM);
FI;
IF k1[0] or *no writemask*
THEN    DEST[63:0] \leftarrow \text{RoundFPControl}(-(DEST[63:0]*SRC3[63:0]) - SRC2[63:0])
ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
        THEN DEST[63:0] \leftarrow 0
    FI;
FI;
DEST[127:64] \leftarrow DEST[127:64]
DEST[MAX_VL-1:128] \leftarrow 0

**VFNMSUB213SD DEST, SRC2, SRC3 (EVEX encoded version)**
If (EVEX.b = 1) and SRC3 *is a register*
THEN
    SET_RM(EVEX.RC);
ELSE
    SET_RM(MXCSR.RM);
FI;
IF k1[0] or *no writemask*
THEN    DEST[63:0] \leftarrow \text{RoundFPControl}(-(SRC2[63:0]*DEST[63:0]) - SRC3[63:0])
ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
        THEN DEST[63:0] \leftarrow 0
    FI;
FI;
DEST[127:64] \leftarrow DEST[127:64]
DEST[MAX_VL-1:128] \leftarrow 0
**VFNMSUB231SD DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);

ELSE

SET_RM(MXCSR.RM);

FI;

IF k0[0] or *no writemask*

THEN

DEST[63:0] ← RoundFPControl(-(SRC2[63:0]*SRC3[63:0]) - DEST[63:0])

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[63:0] remains unchanged*

ELSE ; zeroing-masking

THEN DEST[63:0] ← 0

FI;

FI;

DEST[127:64] ← DEST[127:64]

DEST[MAX_VL-1:128] ← 0

**VFNMSUB132SD DEST, SRC2, SRC3 (VEX encoded version)**

DEST[63:0] ← RoundFPControl_MXCSR(- (DEST[63:0]*SRC3[63:0]) - SRC2[63:0])

DEST[127:64] ← DEST[127:64]

DEST[MAX_VL-1:128] ← 0

**VFNMSUB213SD DEST, SRC2, SRC3 (VEX encoded version)**

DEST[63:0] ← RoundFPControl_MXCSR(- (SRC2[63:0]*DEST[63:0]) - SRC3[63:0])

DEST[127:64] ← DEST[127:64]

DEST[MAX_VL-1:128] ← 0

**VFNMSUB231SD DEST, SRC2, SRC3 (VEX encoded version)**

DEST[63:0] ← RoundFPControl_MXCSR(- (SRC2[63:0]*SRC3[63:0]) - DEST[63:0])

DEST[127:64] ← DEST[127:64]

DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VFNMSUBxxxxSD __m128d _mm_fnmsub_round_sd(__m128d a, __m128d b, __m128d c, int r);

VFNMSUBxxxxSD __m128d _mm_mask_fnmsub_sd(__m128d a, __m128d b, __m128d c);

VFNMSUBxxxxSD __m128d _mm_maskz_fnmsub_sd(__m128d a, __m128d b, __m128d c);

VFNMSUBxxxxSD __m128d _mm_mask3_fnmsub_sd(__m128d a, __m128d b, __m128d c, __mmask8 k);

VFNMSUBxxxxSD __m128d _mm_mask_fnmsub_round_sd(__m128d a, __m128d b, __m128d c, __mmask8 k, int r);

VFNMSUBxxxxSD __m128d _mm_maskz_fnmsub_round_sd(__m128d a, __m128d b, __m128d c, __mmask8 k, int r);

VFNMSUBxxxxSD __m128d _mm_mask3_fnmsub_round_sd(__m128d a, __m128d b, __m128d c, __mmask8 k, int r);

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEE-encoded instructions, see Exceptions Type 3.

EVEX-encoded instructions, see Exceptions Type E3.
### VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS—Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 9F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm3/m32, negate the multiplication result and subtract xmm2 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB132SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 AF /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm1 and xmm2, negate the multiplication result and subtract xmm3/m32 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB213SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.DDS.LIG.66.0F38.W0 BF /r</td>
<td>RVM</td>
<td>V/V</td>
<td>FMA</td>
<td>Multiply scalar single-precision floating-point value from xmm2 and xmm3/m32, negate the multiplication result and subtract xmm1 and put result in xmm1.</td>
</tr>
<tr>
<td>VFNMSUB231SS xmm1, xmm2, xmm3/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

**VFNMSUB132SS**: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

**VFNMSUB213SS**: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

**VFNMSUB231SS**: Multiplies the low packed single-precision floating-point value from the second source to the low packed single-precision floating-point value in the third source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

**VEX.128 and EVEX encoded version**: The destination operand (also first source operand) is encoded in reg_field. The second source operand is encoded in VEX.vvvv/EVEX.vvvv. The third source operand is encoded in rm_field. Bits 127:32 of the destination are unchanged. Bits MAXVL-1:128 of the destination register are zeroed.

---

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>
EVEX encoded version: The low doubleword element of the destination is updated according to the writemask. Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column.

**Operation**

In the operations below, “*“ and “-“ symbols represent multiplication and subtraction with infinite precision inputs and outputs (no rounding).

**VFNMSUB132SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);

FI;

IF k1[0] or *no writemask*

THEN DEST[31:0] \(\leftarrow\) RoundFPControl(-(DEST[31:0] * SRC3[31:0]) - SRC2[31:0])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[31:0] remains unchanged*
ELSE ; zeroing-masking

THEN DEST[31:0] \(\leftarrow\) 0

FI;

FI;


DEST[MAX_VL-1:128] \(\leftarrow\) 0

**VFNMSUB213SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);

FI;

IF k1[0] or *no writemask*

THEN DEST[31:0] \(\leftarrow\) RoundFPControl(-(SRC2[31:0] * DEST[31:0]) - SRC3[31:0])
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[31:0] remains unchanged*
ELSE ; zeroing-masking

THEN DEST[31:0] \(\leftarrow\) 0

FI;

FI;


DEST[MAX_VL-1:128] \(\leftarrow\) 0

**VFNMSUB231SS DEST, SRC2, SRC3 (EVEX encoded version)**

IF (EVEX.b = 1) and SRC3 *is a register*

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);

IF \( k1[0] \) or *no writemask*

THEN \( \text{DEST}[31:0] \leftarrow \text{RoundFPControl}(-(\text{SRC2}[31:0] \times \text{SRC3}[63:0]) - \text{DEST}[31:0]) \)

ELSE

IF *merging-masking* ; merging-masking

THEN *\( \text{DEST}[31:0] \) remains unchanged*

ELSE ; zeroing-masking

THEN \( \text{DEST}[31:0] \leftarrow 0 \)

FI;

FI;

\( \text{DEST}[127:32] \leftarrow \text{DEST}[127:32] \)

\( \text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0 \)

**VFNMSUB132SS DEST, SRC2, SRC3 (VEX encoded version)**

\( \text{DEST}[31:0] \leftarrow \text{RoundFPControl}_{\text{MXCSR}}(-(\text{DEST}[31:0] \times \text{SRC3}[31:0]) - \text{SRC2}[31:0]) \)

\( \text{DEST}[127:32] \leftarrow \text{DEST}[127:32] \)

\( \text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0 \)

**VFNMSUB213SS DEST, SRC2, SRC3 (VEX encoded version)**

\( \text{DEST}[31:0] \leftarrow \text{RoundFPControl}_{\text{MXCSR}}(-(\text{SRC2}[31:0] \times \text{DEST}[31:0]) - \text{SRC3}[31:0]) \)

\( \text{DEST}[127:32] \leftarrow \text{DEST}[127:32] \)

\( \text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0 \)

**VFNMSUB231SS DEST, SRC2, SRC3 (VEX encoded version)**

\( \text{DEST}[31:0] \leftarrow \text{RoundFPControl}_{\text{MXCSR}}(-(\text{SRC2}[31:0] \times \text{SRC3}[31:0]) - \text{DEST}[31:0]) \)

\( \text{DEST}[127:32] \leftarrow \text{DEST}[127:32] \)

\( \text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0 \)

**Intel C/C++ Compiler Intrinsic Equivalent**

\[ \text{VFNMSUBxxSS} \ _m128 \ _mm\text{fnmsub\_round\_ss}(\_m128 \ a, \_m128 \ b, \_m128 \ c, \text{int} \ r); \]

\[ \text{VFNMSUBxxSS} \ _m128 \ _mm\text{fnmsub\_ss}(\_m128 \ a, \_mmask8 \ k, \_m128 \ b, \_m128 \ c); \]

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**

VEX-encoded instructions, see Exceptions Type 3.

EVEX-encoded instructions, see Exceptions Type E3.
### VFPCLASSPD—Tests Types Of a Packed Float64 Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W1 66 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>AVX512DQ</td>
</tr>
<tr>
<td>VFPCLASSPD k2 [k1], xmm2/m128/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 66 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>AVX512DQ</td>
</tr>
<tr>
<td>VFPCLASSPD k2 [k1], ymm2/m256/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 66 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>VFPCLASSPD k2 [k1], zmm2/m512/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

#### Description

The VFPCLASSPD instruction checks the packed double precision floating point values for special categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the input data element is classified against. The classified results of all specified categories of an input value are ORed together to form the final boolean result for the input element. The result of each element is written to the corresponding bit in a mask register k2 according to the writemask k1. Bits [MAX_KL-1:8/4/2] of the destination are cleared.

The classification categories specified by imm8 are shown in Figure 5-23. The classification test for each category is listed in Table 5-13.

#### Figure 5-23. Imm8 ByteSpecifier of Special Case FP Values for VFPCLASSPD/SD/PS/SS

#### Table 5-13. Classifier Operations for VFPCLASSPD/SD/PS/SS

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Category</td>
<td>QNaN</td>
<td>PosZero</td>
<td>NegZero</td>
<td>PosINF</td>
<td>NegINF</td>
<td>Denormal</td>
<td>Negative</td>
<td>SNaN</td>
</tr>
<tr>
<td>Classifier</td>
<td>Checks for QNaN</td>
<td>Checks for +0</td>
<td>Checks for -0</td>
<td>Checks for +INF</td>
<td>Checks for -INF</td>
<td>Checks for Normal</td>
<td>Checks for Negative finite</td>
<td>Checks for SNaN</td>
</tr>
</tbody>
</table>

The source operand is a ZMM/ YMM/ XMM register, a 512/ 256/ 128-bit memory location, or a 512/ 256/ 128-bit vector broadcasted from a 64-bit memory location. EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Operation
CheckFPClassDP (tsrc[63:0], imm8[7:0]){

    //* Start checking the source operand for special type */
    NegNum ← tsrc[63];
    IF (tsrc[62:52]=07FFh) Then ExpAllOnes ← 1; FI;
    IF (tsrc[62:52]=0h) Then ExpAllZeros ← 1;
    IF (ExpAllZeros AND MXCSR.DAZ) Then
        MantAllZeros ← 1;
    ELSIF (tsrc[51:0]=0h) Then
        MantAllZeros ← 1;
    FI;
    ZeroNumber ← ExpAllZeros AND MantAllZeros
    SignalingBit ← tsrc[51];
    sNaN_res ← ExpAllOnes AND NOT(MantAllZeros) AND NOT(SignalingBit); // sNaN
    qNaN_res ← ExpAllOnes AND NOT(MantAllZeros) AND SignalingBit; // qNaN
    Pzero_res ← NOT(NegNum) AND ExpAllZeros AND MantAllZeros; // +0
    Nzero_res ← NegNum AND ExpAllZeros AND MantAllZeros; // -0
    Pinf_res ← NOT(NegNum) AND ExpAllOnes AND MantAllZeros; // +Inf
    Ninf_res ← NegNum AND ExpAllOnes AND MantAllZeros; // -Inf
    Denorm_res ← ExpAllZeros AND NOT(MantAllZeros); // denorm
    FinNeg_res ← NegNum AND NOT(ExpAllOnes) AND NOT(ZeroNumber); // -finite

    bResult = ( imm8[0] AND qNaN_res ) OR (imm8[1] AND Pzero_res ) OR

    Return bResult;
} /* end of CheckFPClassDP() */

VFCLASSPD (EVEX Encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b == 1) AND (SRC *is memory*)
                THEN
                    DEST[j] ← CheckFPClassDP(SRC1[63:0], imm8[7:0]);
                    ELSE
                        DEST[j] ← CheckFPClassDP(SRC1[i+63:i], imm8[7:0]);
                        FI;
                ELSE DEST[j] ← 0 ; zeroing-masking only
                FI;
        ENDFOR
    DEST[MAX_KL-1:KL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFCLASSPD __mmask8 _mm512_fpclass_pd_mask( __m512d a, int c);
VFCLASSPD __mmask8 _mm512_mask_fpclass_pd_mask( __mmask8 m, __m512d a, int c)
VFCLASSPD __mmask8 _mm256_fpclass_pd_mask( __m256d a, int c)
VFCLASSPD __mmask8 _mm256_mask_fpclass_pd_mask( __mmask8 m, __m256d a, int c)
VFCLASSPD __mmask8 _mm_fpclass_pd_mask( __m128d a, int c)
VFPCLASSPD __mmask8 __mm_mask_fpclass_pd_mask(__mmask8 m, __m128d a, int c)

SIMD Floating-Point Exceptions

None

Other Exceptions
See Exceptions Type E4

#UD If EVEX.vvvv != 1111B.
VFPCLASSPS—Tests Types Of a Packed Float32 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W0 66 /ri b VFPCLASSPS k2 [k1], xmm2/m128/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Tests the input for the following categories: NaN, +0, -0, +Infinity, -Infinity, denormal, finite negative. The immediate field provides a mask bit for each of these category tests. The masked test results are OR-ed together to form a mask result.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 66 /ri b VFPCLASSPS k2 [k1], ymm2/m256/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Tests the input for the following categories: NaN, +0, -0, +Infinity, -Infinity, denormal, finite negative. The immediate field provides a mask bit for each of these category tests. The masked test results are OR-ed together to form a mask result.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 66 /ri b VFPCLASSPS k2 [k1], zmm2/m512/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Tests the input for the following categories: NaN, +0, -0, +Infinity, -Infinity, denormal, finite negative. The immediate field provides a mask bit for each of these category tests. The masked test results are OR-ed together to form a mask result.</td>
</tr>
</tbody>
</table>

Description

The FCLASSPS instruction checks the packed single-precision floating point values for special categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the input data element is classified against. The classified results of all specified categories of an input value are ORed together to form the final boolean result for the input element. The result of each element is written to the corresponding bit in a mask register k2 according to the writemask k1. Bits [MAX_KL-1:16/8/4] of the destination are cleared.

The classification categories specified by imm8 are shown in Figure 5-23. The classification test for each category is listed in Table 5-13.

The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

CheckFPClassSP (tsrc[31:0], imm8[7:0])

```
  //* Start checking the source operand for special type */
  NegNum  = tsrc[31];
  IF (tsrc[30:23]=0Fh) Then ExpAllOnes  = 1; Fl;
  IF (tsrc[30:23]=0h) Then ExpAllZeros  = 1;
  IF (ExpAllZeros AND MXCSR.DAZ) Then
    MantAllZeros  = 1;
  ELSIF (tsrc[22:0]=0h) Then
    MantAllZeros  = 1;
  Fl;
  ZeroNumber= ExpAllZeros AND MantAllZeros
  SignalingBit= tsrc[22];

  sNaN_res  = ExpAllOnes AND NOT(MantAllZeros) AND NOT(SignalingBit); // sNaN
  qNaN_res  = ExpAllOnes AND NOT(MantAllZeros) AND SignalingBit; // qNaN
  Pzero_res  = NOT(NegNum) AND ExpAllZeros AND MantAllZeros; // +0
```

Ref. # 319433-023
Nzero_res ← NegNum AND ExpAllZeros AND MantAllZeros; // -0
PInf_res ← NOT(NegNum) AND ExpAllOnes AND MantAllZeros; // +Inf
NInf_res ← NegNum AND ExpAllOnes AND MantAllZeros; // -Inf
Denorm_res ← ExpAllZeros AND NOT(MantAllZeros); // denorm
FinNeg_res ← NegNum AND NOT(ExpAllOnes) AND NOT(ZeroNumber); // -finite

bResult = (imm8[0] AND qNaN_res) OR (imm8[1] AND Pzero_res) OR

Return bResult;
}
}/* end of CheckSPClassSP() */

VFCLASSPS (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b == 1) AND (SRC *is memory*)
        THEN
          DEST[j] ← CheckFPClassDP(SRC[31:0], imm8[7:0]);
          ELSE
          DEST[j] ← CheckFPClassDP(SRC[i+31:i], imm8[7:0]);
        FI;
      ELSE DEST[j] ← 0 ; zeroing-masking only
    FI;
ENDFOR

DEST[MAX_KL-1:KL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VFCLASSPS __mmask16 _mm512_fpclass_ps_mask( __m512 a, int c);
VFCLASSPS __mmask16 _mm512_mask_fpclass_ps_mask( __mmask16 m, __m512 a, int c)
VFCLASSPS __mmask8 _mm256_fpclass_ps_mask( __m256 a, int c)
VFCLASSPS __mmask8 _mm256_mask_fpclass_ps_mask( __mmask8 m, __m256 a, int c)
VFCLASSPS __mmask8 _mm_fpclass_ps_mask( __m128 a, int c)
VFCLASSPS __mmask8 _mm_mask_fpclass_ps_mask( __mmask8 m, __m128 a, int c)

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E4

#UD If EVEX.vvvv != 1111B.
VFPCLASSSD—Tests Types Of a Scalar Float64 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.LIG.66.0F3A.W1 67 /r ib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Tests the input for the following categories: NaN, +0, -0, +Infinity, -Infinity, denormal, finite negative. The immediate field provides a mask bit for each of these category tests. The masked test results are OR-ed together to form a mask result.</td>
</tr>
<tr>
<td>VFPCLASSSD k2 [k1], xmm2/m64, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

The FPCLASSSD instruction checks the low double precision floating point value in the source operand for special categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the input data element is classified against. The classified results of all specified categories of an input value are ORed together to form the final boolean result for the input element. The result is written to the low bit in a mask register k2 according to the writemask k1. Bits MAX_KL:1 of the destination are cleared.

The classification categories specified by imm8 are shown in Figure 5-23. The classification test for each category is listed in Table 5-13.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

CheckFPClassDP (tsrc[63:0], imm8[7:0]){

    NegNum ← tsrc[63];
    IF (tsrc[62:52]=07FFh) Then ExpAllOnes ← 1; FI;
    IF (tsrc[62:52]=0h) Then ExpAllZeros ← 1; FI;
    IF (ExpAllZeros AND MXCSR.DAZ) Then
        MantAllZeros ← 1;
        ELIF (tsrc[51:0]=0h) Then
            MantAllZeros ← 1;
            FI;
    ZeroNumber ← ExpAllZeros AND MantAllZeros
    SignalingBit ← tsrc[51];

    sNaN_res ← ExpAllOnes AND NOT(MantAllZeros) AND NOT(SignalingBit); // sNaN
    qNaN_res ← ExpAllOnes AND NOT(MantAllZeros) AND SignalingBit; // qNaN
    Pzero_res ← NOT(NegNum) AND ExpAllZeros AND MantAllZeros; // +0
    Nzero_res ← NegNum AND ExpAllZeros AND MantAllZeros; // -0
    Pinf_res ← NOT(NegNum) AND ExpAllOnes AND MantAllZeros; // +Inf
    Ninf_res ← NegNum AND ExpAllOnes AND MantAllZeros; // -Inf
    Denorm_res ← ExpAllZeros AND NOT(MantAllZeros); // denorm
    FinNeg_res ← NegNum AND NOT(ExpAllOnes) AND NOT(ZeroNumber); // -finite

    bResult = (imm8[0] AND qNaN_res) OR (imm8[1] AND Pzero_res) OR
    Return bResult;
} /* end of CheckFPClassDP() */
VFPCLASSSD (EVEX encoded version)
IF k1[0] OR *no writemask*
    THEN DEST[0] ←
        CheckFPClassDP(SRC1[63:0], imm8[7:0])
    ELSE DEST[0] ← 0 ; zeroing-masking only
FI;
DEST[MAX_KL-1:1] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFPCLASSSD __mmask8 __m128_mask_fclass_sd(__m128d a, int c)
VFPCLASSSD __mmask8 __mm_mask_fclass_sd_mask(__mmask8 m, __m128d a, int c)

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type E6
#UD If EVEX.vvvv != 1111B.
VFPCLASSSS—Tests Types Of a Scalar Float32 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.LIG.66.0F3A.W0 67 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Tests the input for the following categories: NaN, +0, -0, +Infinity, -Infinity, denormal, finite negative. The immediate field provides a mask bit for each of these category tests. The masked test results are OR-ed together to form a mask result.</td>
</tr>
<tr>
<td>VFPCLASSSS k2 [k1], xmm2/m32, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

The FPCLASSSS instruction checks the low single-precision floating point value in the source operand for special categories, specified by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the input data element is classified against. The classified results of all specified categories of an input value are ORed together to form the final boolean result for the input element. The result is written to the low bit in a mask register k2 according to the writemask k1. Bits MAX_KL-1:1 of the destination are cleared.

The classification categories specified by imm8 are shown in Figure 5-23. The classification test for each category is listed in Table 5-13.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

CheckFPClassSP (tsrc[31:0], imm8[7:0]){

    //** Start checking the source operand for special type */
    NegNum ← tsrc[31];
    IF (tsrc[30:23]=0FFh) Then ExpAllOnes ← 1; FI;
    IF (tsrc[30:23]=0h) Then ExpAllZeros ← 1; FI;
    IF (ExpAllZeros AND MXCSR.DAZ) Then
        MantAllZeros ← 1;
    ELSIF (tsrc[22:0]=0h) Then
        MantAllZeros ← 1;
    FI;
    ZeroNumber= ExpAllZeros AND MantAllZeros
    SignalingBit= tsrc[22];

    sNaN_res ← ExpAllOnes AND NOT(MantAllZeros) AND NOT(SignalingBit); // sNaN
    qNaN_res ← ExpAllOnes AND NOT(MantAllZeros) AND SignalingBit; // qNaN
    Pzero_res ← NOT(NegNum) AND ExpAllZeros AND MantAllZeros; // +0
    Nzero_res ← NegNum AND ExpAllZeros AND MantAllZeros; // -0
    Pinf_res ← NOT(NegNum) AND ExpAllOnes AND MantAllZeros; // +Inf
    Ninf_res ← NegNum AND ExpAllOnes AND MantAllZeros; // -Inf
    Denorm_res ← ExpAllZeros AND NOT(MantAllZeros); // denorm
    FinNeg_res ← NegNum AND NOT(ExpAllOnes) AND NOT(ZeroNumber); // -finite

    bResult = (imm8[0] AND qNaN_res ) OR (imm8[1] AND Pzero_res ) OR

    Return bResult;

Ref. # 319433-023
INSTRUCTION SET REFERENCE, A-Z

} /* end of CheckSPClassSP() */

VFCLASSSSS (EVEX encoded version)
IF k1[0] OR *no writemask*
  THEN DEST[0] ←
      CheckFPClassSP(SRC1[31:0], imm8[7:0])
  ELSE  DEST[0] ← 0 ; zeroing-masking only
FI;
DEST[MAX_KL-1:1] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VFCLASSSSS __mmask8 _mm_fpclass_ss_mask(__m128 a, int c)
VFCLASSSSS __mmask8 _mm_mask_fpclass_ss_mask(__mmask8 m, __m128 a, int c)

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type E6
#UD If EVEX.vvvv ≠ 1111B.
VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword with Signed Dword Indices

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 90 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather dword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>VPGATHERDD xmm1 (k1), vm32x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 90 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather dword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>VPGATHERDD ymm1 (k1), vm32y</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 90 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, gather dword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>VPGATHERDD zmm1 (k1), vm32z</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 90 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather quadword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>VPGATHERDQ xmm1 (k1), vm32x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 90 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather quadword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>VPGATHERDQ ymm1 (k1), vm32x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 90 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, gather quadword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>VPGATHERDQ zmm1 (k1), vm32y</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

A set of 16 or 8 doubleword/quadword memory locations pointed to by base address BASE_ADDR and index vector VINDEX with scale SCALE are gathered. The result is written into vector zmm1. The elements are specified via the VSIB (i.e., the index register is a zmm, holding packed indices). Elements will only be loaded if their corresponding mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination register (zmm1) is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an exception.

This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask register (k1) are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

If the data element size is less than the index element size, the higher part of the destination register and the mask register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may update these unused elements to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.

Note that:

- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel-64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
- Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this
instruction is repeatable - given the same input values and architectural state, the same set of elements to the
left of the faulting one will be gathered.

- This instruction does not perform AC checks, and so will never deliver an AC fault.
- Not valid with 16-bit effective addresses. Will deliver a #UD fault.
- These instructions do not accept zeroing-masking since the 0 values in k1 are used to determine completion.

Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if
ModRM.rm is different than 100b.

This instruction has the same disp8*N and alignment rules as for scalar instructions (Tuple 1).

The instruction will #UD fault if the destination vector zmm1 is the same as index vector VINDEX. The instruction
will #UD fault if the k0 mask register is specified.

The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit
mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are
ignored.

**Operation**

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a ZMM register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement

**VPGATHERDD (EVEX encoded version)**

KL, VL = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j]
    THEN DEST[i+31:i] ← MEM[BASE_ADDR + SignExtend(VINDEX[i+31:i] * SCALE + DISP)], 1)
    k1[j] ← 0
    ELSE *DEST[i+31:i] ← remains unchanged* ; Only merging masking is allowed
  FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0
DEST[MAX_VL-1:VL] ← 0

**VPGATHERDQ (EVEX encoded version)**

KL, VL = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j]
    THEN DEST[i+63:i] ← MEM[BASE_ADDR + SignExtend(VINDEX[k+31:k] * SCALE + DISP)]
    k1[j] ← 0
    ELSE *DEST[i+63:i] ← remains unchanged* ; Only merging masking is allowed
  FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPGATHERDQ __m128i _mm128_i32gather_epi64( __m128i vdx, void * base, int scale);
VPGATHERDQ __m128i _mm128_mask_i32gather_epi64(__m128i s, __mmask8 k, __m128i vdx, void * base, int scale);
VPGATHERDQ __m256i _mm256_mmask_i32gather_epi64(__m256i s, __mmask8 k, __m256i vdx, void * base, int scale);
VPGATHERDQ __m512i _mm512_mask_i32gather_epi64(__m512i s, __mmask8 k, __m512i vdx, void * base, int scale);
VPGATHERDQ __m512i _mm512_i32gather_epi64( __m512i vdx, void * base, int scale);
VPGATHERDQ __m512i _mm512_mask_i32gather_epi64(__m512i s, __mmask16 k, __m512i vdx, void * base, int scale);
VPGATHERDQ __m256i _mm256_mmask_i32gather_epi32(__m256i s, __mmask8 k, __m256i vdx, void * base, int scale);
VPGATHERDQ __m128i _mm128_mmask_i32gather_epi32(__m128i s, __mmask8 k, __m128i vdx, void * base, int scale);
VPGATHERDQ __m128i _mm128_i32gather_epi32( __m128i vdx, void * base, int scale);
VPGATHERDQ __m512i _mm512_i32gather_epi32( __m512i vdx, void * base, int scale);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E12.
**VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 91 /vsib VPGATHERQD xmm1 [k1], vm64x</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, gather dword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 91 /vsib VPGATHERQD xmm1 [k1], vm64y</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, gather dword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 91 /vsib VPGATHERQD ymm1 [k1], vm64z</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, gather dword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 91 /vsib VPGATHERQQ xmm1 [k1], vm64x</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, gather quadword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 91 /vsib VPGATHERQQ ymm1 [k1], vm64y</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, gather quadword values from memory using writemask k1 for merging-masking.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 91 /vsib VPGATHERQQ zmm1 [k1], vm64z</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, gather quadword values from memory using writemask k1 for merging-masking.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

A set of 8 doubleword/quadword memory locations pointed to by base address BASE_ADDR and index vector VINDEX with scale SCALE are gathered. The result is written into a vector register. The elements are specified via the VSIB (i.e., the index register is a vector register, holding packed indices). Elements will only be loaded if their corresponding mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination register is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an exception.

This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask register (k1) are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

If the data element size is less than the index element size, the higher part of the destination register and the mask register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may update these unused elements to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.

**Note that:**

- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel-64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
• Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.

• This instruction does not perform AC checks, and so will never deliver an AC fault.

• Not valid with 16-bit effective addresses. Will deliver a #UD fault.

• These instructions do not accept zeroing-masking since the 0 values in k1 are used to determine completion. Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if ModRM.rm is different than 100b.

This instruction has the same disp8*N and alignment rules as for scalar instructions (Tuple 1).

The instruction will #UD fault if the destination vector zmm1 is the same as index vector VINDEX. The instruction will #UD fault if the k0 mask register is specified.

The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.

Operation

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a ZMM register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement

VPGATHERQD (EVEX encoded version)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j]
    THEN
      DEST[i+31:i] ← MEM[BASER_ADDR + (VINDEX[k+63:k] + SCALE + DISP)], 1)
      k1[j] ← 0
    ELSE
      DEST[i+31:i] ← remains unchanged* ; Only merging masking is allowed
  FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0
DEST[MAX_VL-1:VL/2] ← 0

VPGATHERQQ (EVEX encoded version)
(KL, VL) = (2, 64), (4, 128), (8, 256)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j]
    THEN
      DEST[i+63:i] ← MEM[BASER_ADDR + (VINDEX[i+63:i] + SCALE + DISP)]
      k1[j] ← 0
    ELSE
      DEST[i+63:i] ← remains unchanged* ; Only merging masking is allowed
  FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0
DEST[MAX_VL-1:VL] ← 0
**Intel C/C++ Compiler Intrinsic Equivalent**

VPGATHERRD __m256i _mm512_i64gather_epi32(__m512i vdx, void * base, int scale);
VPGATHERQD __m256i _mm512_mask_i64gather_epi32lo(__m256i s, __mmask8 k, __m512i vdx, void * base, int scale);
VPGATHERQD __m128i _mm256_mask_i64gather_epi32lo(__m128i s, __mmask8 k, __m256i vdx, void * base, int scale);
VPGATHERQD __m128i _mm_mask_i64gather_epi32(__m128i s, __mmask8 k, __m128i vdx, void * base, int scale);
VPGATHERQQ __m512i _mm512_i64gather_epi64( __m512i vdx, void * base, int scale);
VPGATHERQQ __m512i _mm512_mask_i64gather_epi64(__m512i s, __mmask8 k, __m512i vdx, void * base, int scale);
VPGATHERQQ __m256i _mm256_mask_i64gather_epi64(__m256i s, __mmask8 k, __m256i vdx, void * base, int scale);
VPGATHERQQ __m128i _mm_mask_i64gather_epi64(__m128i s, __mmask8 k, __m128i vdx, void * base, int scale);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E12.
VGATHERDPS/VGATHERDPD—Gather Packed Single, Packed Double with Signed Dword

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 92 /vsib VGATHERDPS xmm1 {k1}, vm32x</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather single-precision floating-point values from memory using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 92 /vsib VGATHERDPS ymm1 {k1}, vm32y</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather single-precision floating-point values from memory using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 92 /vsib VGATHERDPS zmm1 {k1}, vm32z</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, gather single-precision floating-point values from memory using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 92 /vsib VGATHERDPD xmm1 {k1}, vm32x</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather float64 vector into float64 vector xmm1 using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 92 /vsib VGATHERDPD ymm1 {k1}, vm32x</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, gather float64 vector into float64 vector ymm1 using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 92 /vsib VGATHERDPD zmm1 {k1}, vm32y</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, gather float64 vector into float64 vector zmm1 using k1 as completion mask.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

A set of single-precision/double-precision faulting-point memory locations pointed by base address BASE_ADDR and index vector V_INDEX with scale SCALE are gathered. The result is written into a vector register. The elements are specified via the VSIB (i.e., the index register is a vector register, holding packed indices). Elements will only be loaded if their corresponding mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination register is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an exception.

This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the right most one with its mask bit set). When this happens, the destination register and the mask register (k1) are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

If the data element size is less than the index element size, the higher part of the destination register and the mask register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may update these unused elements to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.

Note that:
- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel-64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements
closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.

- Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.
- This instruction does not perform AC checks, and so will never deliver an AC fault.
- Not valid with 16-bit effective addresses. Will deliver a #UD fault.

Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if ModRM.rm is different than 100b.

This instruction has special disp8*N and alignment rules. N is considered to be the size of a single vector element. The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.

The instruction will #UD fault if the destination vector zmm1 is the same as index vector VINDEX. The instruction will #UD fault if the k0 mask register is specified.

Operation

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a vector register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement

VGATHERDPS (EVEX encoded version)

(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j]
        THEN DEST[i+31:i] ←
            MEM[BASE_ADDR +
                SignExtend(VINDEX[i+31:i]) * SCALE + DISP]
            k1[j] ← 0
        ELSE *DEST[i+31:i] ← remains unchanged*
    FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0
DEST[MAX_VL-1:VL] ← 0

VGATHERDPD (EVEX encoded version)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    k ← j * 32
    IF k1[j]
        THEN DEST[i+63:i] ←
            MEM[BASE_ADDR +
                SignExtend(VINDEX[k+31:k]) * SCALE + DISP]
            k1[j] ← 0
        ELSE *DEST[i+63:i] ← remains unchanged*
    FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VGATHERPD __m512d _mm512_i32gather_pd(__m256i vdx, void * base, int scale);
VGATHERPD __m512d _mm512_mask_i32gather_pd(__m512d s, __mmask8 k, __m256i vdx, void * base, int scale);
VGATHERPD __m256d _mm256_masker_i32gather_pd(__m256d s, __mmask8 k, __m128i vdx, void * base, int scale);
VGATHERDPD __m128d _mm128_maski32gather_pd(__m128d s, __mmask8 k, __m128i vdx, void * base, int scale);
VGATHERDPS __m512 _mm512_i32gather_ps(__m512i vdx, void * base, int scale);
VGATHERDSPS __m512 _mm512_mask_i32gather_ps(__m512 s, __mmask16 k, __m512i vdx, void * base, int scale);
VGATHERDPS __m256 _mm256_maski32gather_ps(__m256 s, __mmask8 k, __m256i vdx, void * base, int scale);
VGATHERDSPS __m128 _mm128_maski32gather_ps(__m128 s, __mmask8 k, __m128i vdx, void * base, int scale);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E12.
VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 93 /vsib VGATHERQPS xmm1 (k1), vm64x</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, gather single-precision floating-point values from memory using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 93 /vsib VGATHERQPS xmm1 (k1), vm64y</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, gather single-precision floating-point values from memory using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 93 /vsib VGATHERQPS ymm1 (k1), vm64z</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, gather single-precision floating-point values from memory using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 93 /vsib VGATHERQPD xmm1 (k1), vm64x</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, gather float64 vector into float64 vector xmm1 using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 93 /vsib VGATHERQPD ymm1 (k1), vm64y</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, gather float64 vector into float64 vector ymm1 using k1 as completion mask.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 93 /vsib VGATHERQPD zmm1 (k1), vm64z</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, gather float64 vector into float64 vector zmm1 using k1 as completion mask.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIBindex</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

A set of 8 single-precision/double-precision faulting-point memory locations pointed by base address BASE_ADDR and index vector V_INDEX with scale SCALE are gathered. The result is written into vector a register. The elements are specified via the VSIB (i.e., the index register is a vector register, holding packed indices). Elements will only be loaded if their corresponding mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination register is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an exception.

This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask register (k1) are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

If the data element size is less than the index element size, the higher part of the destination register and the mask register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may update these unused elements to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.

Note that:

- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel-64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.

This instruction does not perform AC checks, and so will never deliver an AC fault.

Not valid with 16-bit effective addresses. Will deliver a #UD fault.

Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if ModRM.rm is different than 100b.

This instruction has special disp8*N and alignment rules. N is considered to be the size of a single vector element. The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.

The instruction will #UD fault if the destination vector zmm1 is the same as index vector VINDEX. The instruction will #UD fault if the k0 mask register is specified.

**Operation**

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a ZMM register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement

**VGATHERQPS (EVEX encoded version)**

(KL, VL) = (2, 64), (4, 128), (8, 256)
FOR j ← 0 TO KL-1

\[
i \leftarrow j \times 32
\]
\[
k \leftarrow j \times 64
\]
IF k1[j] OR *no writemask* THEN

\[
\text{DEST}[i+31:i] \leftarrow \text{MEM}[\text{BASE_ADDR} + (\text{VINDEX}[k+63:k]) \times \text{SCALE} + \text{DISP}]
\]
\[
k1[j] \leftarrow 0
\]
ELSE *DEST*[i+31:i] remains unchanged*

FI;
ENDFOR

k1[MAX_KL-1:KL] ← 0

DEST[MAX_VL-1:VL/2] ← 0

**VGATHERQPD (EVEX encoded version)**

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1

\[
i \leftarrow j \times 64
\]
IF k1[j] OR *no writemask* THEN

\[
\text{DEST}[i+63:i] \leftarrow \text{MEM}[\text{BASE_ADDR} + (\text{VINDEX}[i+63:i]) \times \text{SCALE} + \text{DISP}]
\]
\[
k1[j] \leftarrow 0
\]
ELSE *DEST*[i+63:i] remains unchanged*

FI;
ENDFOR

k1[MAX_KL-1:KL] ← 0

DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VGATHERQPD __m512d __mm512_i64gather_pd(__m512i vdx, void * base, int scale);
VGATHERQPD __m512d __mm512_mask_i64gather_pd(__m512d s, __mmask8 k, __m512i vdx, void * base, int scale);
VGATHERQPD __m256d __mm256_mask_i64gather_pd(__m256d s, __mmask8 k, __m256i vdx, void * base, int scale);
VGATHERQPD __m128d __mm128_mask_i64gather_pd(__m128d s, __mmask8 k, __m128i vdx, void * base, int scale);
VGATHERQPS __m256 __mm256_i64gather_ps(__m512i vdx, void * base, int scale);
VGATHERQPS __m256 __mm256_mask_i64gather_ps(__m256 s, __mmask16 k, __m512i vdx, void * base, int scale);
VGATHERQPS __m128 __mm128_mask_i64gather_ps(__m128 s, __mmask8 k, __m256i vdx, void * base, int scale);
VGATHERQPS __m128 __mm128_mask_i64gather_ps(__m128 s, __mmask8 k, __m128i vdx, void * base, int scale);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E12.
VGETEXPPD—Convert Exponents of Packed DP FP Values to DP FP Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W1 42 /r</td>
<td>FV/V</td>
<td>AVX512VL</td>
<td></td>
<td>Convert the exponent of packed double-precision floating-point values in the source operand to DP FP results representing unbiased integer exponents and stores the results in the destination register.</td>
</tr>
<tr>
<td>VGETEXPPD xmm1 [k1][z]. xmm2/m128/m64bcst</td>
<td></td>
<td>AVX512F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 42 /r</td>
<td>FV/V</td>
<td>AVX512VL</td>
<td></td>
<td>Convert the exponent of packed double-precision floating-point values in the source operand to DP FP results representing unbiased integer exponents and stores the results in the destination register.</td>
</tr>
<tr>
<td>VGETEXPPD ymm1 [k1][z]. ymm2/m256/m64bcst</td>
<td></td>
<td>AVX512F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 42 /r</td>
<td>FV/V</td>
<td>AVX512F</td>
<td></td>
<td>Convert the exponent of packed double-precision floating-point values in the source operand to DP FP results representing unbiased integer exponents and stores the results in the destination under writemask k1.</td>
</tr>
<tr>
<td>VGETEXPPD zmm1 [k1][z]. zmm2/m512/m64bcst{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description

Extracts the biased exponents from the normalized DP FP representation of each qword data element of the source operand (the second operand) as unbiased signed integer value, or convert the denormal representation of input data to unbiased negative integer values. Each integer value of the unbiased exponent is converted to double-precision FP value and written to the corresponding qword elements of the destination operand (the first operand) as DP FP numbers.

The destination operand is a ZMM/YMM/XMM register and updated under the writemask. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location.

EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Each GETEXP operation converts the exponent value into a FP number (permitting input value in denormal representation). Special cases of input values are listed in Table 5-14.

The formula is:

\[ \text{GETEXP}(x) = \text{floor}(\log_2(|x|)) \]

Notation \( \text{floor}(x) \) stands for the greatest integer not exceeding real number \( x \).

Table 5-14. VGETEXPPD/SD Special Cases

<table>
<thead>
<tr>
<th>Input Operand</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>src1 = NaN</td>
<td>QNaN(src1)</td>
<td>No Exceptions</td>
</tr>
<tr>
<td>0 &lt;</td>
<td>src1</td>
<td>&lt; INF</td>
</tr>
<tr>
<td></td>
<td>src1</td>
<td>= +INF</td>
</tr>
<tr>
<td></td>
<td>src1</td>
<td>= 0</td>
</tr>
</tbody>
</table>

Operation

NormalizeExpTinyDPFP(SRC[63:0])

{  // Jbit is the hidden integral bit of a FP number. In case of denormal number it has the value of ZERO.
  Src.Jbit = 0;
$$\text{Dst.exp} \leftarrow 1;$$
$$\text{Dst.fraction} \leftarrow \text{SRC}[51:0];$$
$$\text{WHILE} (\text{Src}.\text{Jbit} = 0)$$
$$\{$$
$$\text{Src}.\text{Jbit} \leftarrow \text{Dst}.\text{fraction}[51]; \quad \text{// Get the fraction MSB}$$
$$\text{Dst}.\text{fraction} \leftarrow \text{Dst}.\text{fraction} \ll 1; \quad \text{// One bit shift left}$$
$$\text{Dst.exp}--; \quad \text{// Decrement the exponent}$$
$$\}$$
$$\text{Dst}.\text{fraction} \leftarrow 0; \quad \text{// zero out fraction bits}$$
$$\text{Dst}.\text{sign} \leftarrow 1; \quad \text{// Return negative sign}$$
$$\text{TMP}[63:0] \leftarrow \text{MXCSR.DAZ} \ ? 0 \ : (\text{Dst}.\text{sign} \ll 63) \ OR \ (\text{Dst}.\text{exp} \ll 52) \ OR \ (\text{Dst}.\text{fraction});$$
$$\text{Return} (\text{TMP}[63:0]);$$

$$\text{ConvertExpDPFP} (\text{SRC}[63:0])$$
$$\{$$
$$\text{Src}.\text{sign} \leftarrow 0; \quad \text{// Zero out sign bit}$$
$$\text{Src}.\text{exp} \leftarrow \text{SRC}[62:52];$$
$$\text{Src}.\text{fraction} \leftarrow \text{SRC}[51:0];$$
$$\text{// Check for NaN}$$
$$\text{IF} (\text{SRC} = \text{NaN})$$
$$\{$$
$$\text{IF} (\text{SRC} = \text{SNAN}) \text{ SET IE;}$$
$$\text{Return QNAN(SRC)};$$
$$\}$$
$$\text{// Check for +INF}$$
$$\text{IF} (\text{SRC} = +INF) \text{ Return} (\text{SRC});$$
$$\}$$
$$\text{// check if zero operand}$$
$$\text{IF} ((\text{Src}.\text{exp} = 0) \ AND \ ((\text{Src}.\text{fraction} = 0) \ OR \ (\text{MXCSR.DAZ} = 1))) \text{ Return} (-INF);$$
$$\}$$
$$\text{ELSE} \quad \text{// check if denormal operand (notice that MXCSR.DAZ = 0)}$$
$$\{$$
$$\text{IF} ((\text{Src}.\text{exp} = 0) \ AND \ (\text{Src}.\text{fraction} \neq 0))$$
$$\{$$
$$\text{TMP}[63:0] \leftarrow \text{NormalizeExpTinyDPFP}(\text{SRC}[63:0]); \quad \text{// Get Normalized Exponent}$$
$$\text{Set #DE}$$
$$\}$$
$$\text{ELSE} \quad \text{// exponent value is correct}$$
$$\{$$
$$\text{Dst}.\text{fraction} \leftarrow 0; \quad \text{// zero out fraction bits}$$
$$\text{TMP}[63:0] \leftarrow (\text{Src}.\text{sign} \ll 63) \ OR \ (\text{Src}.\text{exp} \ll 52) \ OR \ (\text{Src}.\text{fraction});$$
$$\}$$
$$\text{TMP} \leftarrow \text{SAR}(\text{TMP}, 52); \quad \text{// Shift Arithmetic Right}$$
$$\text{TMP} \leftarrow \text{TMP} - 1023; \quad \text{// Subtract Bias}$$
$$\text{Return CvtI2D(TMP)} ; \quad \text{// Convert INT to Double-Precision FP number}$$
$$\}$$

$$\text{VGETEXPPD (EVEX encoded versions)}$$
$$(\text{KL}, \text{VL}) = (2, 128), (4, 256), (8, 512)$$
$$\text{FOR} j \leftarrow 0 \ \text{TO} \ \text{KL}-1$$
$$\text{i} \leftarrow j \times 64$$
$$\text{IF} \ k1[j] \ \text{OR} \ \text{*no writemask*}$$
THEN
  IF (EVEX.b = 1) AND (SRC *is memory*)
    THEN
      DEST[i+63:i] ←
      ConvertExpDPFP(SRC[63:0])
    ELSE
      DEST[i+63:i] ←
      ConvertExpDPFP(SRC[i+63:i])
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI
ENDIF
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VGETEXPPD __m512d _mm512_getexp_pd(__m512d a);
VGETEXPPD __m512d _mm512_mask_getexp_pd(__m512d s, __mmask8 k, __m512d a);
VGETEXPPD __m512d _mm512_maskz_getexp_pd( __mmask8 k, __m512d a);
VGETEXPPD __m512d _mm512_getexp_round_pd(__m512d a, int sae);
VGETEXPPD __m512d _mm512_mask_getexp_round_pd(__m512d s, __mmask8 k, __m512d a, int sae);
VGETEXPPD __m512d _mm512_maskz_getexp_round_pd( __mmask8 k, __m512d a, int sae);
VGETEXPPD __m256d _mm256_getexp_pd(__m256d a);
VGETEXPPD __m256d _mm256_mask_getexp_pd(__m256d s, __mmask8 k, __m256d a);
VGETEXPPD __m256d _mm256_maskz_getexp_pd( __mmask8 k, __m256d a);
VGETEXPPD __m128d _mm_getexp_pd(__m128d a);
VGETEXPPD __m128d _mm_mask_getexp_pd( __mmask8 k, __m128d a);
VGETEXPPD __m128d _mm_maskz_getexp_pd( __mmask8 k, __m128d a);

SIMD Floating-Point Exceptions
Invalid, Denormal

Other Exceptions
See Exceptions Type E2.

#UD If EVEX.vvvv != 1111B.
VGETEXPPS—Convert Exponents of Packed SP FP Values to SP FP Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 42 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert the exponent of packed single-precision floating-point values in the source operand to SP FP results representing unbiased integer exponents and stores the results in the destination register.</td>
</tr>
<tr>
<td>VGETEXPPS xmm1 [k1]{z}, xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 42 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert the exponent of packed single-precision floating-point values in the source operand to SP FP results representing unbiased integer exponents and stores the results in the destination register.</td>
</tr>
<tr>
<td>VGETEXPPS ymm1 [k1]{z}, ymm2/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 42 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert the exponent of packed single-precision floating-point values in the source operand to SP FP results representing unbiased integer exponents and stores the results in the destination register.</td>
</tr>
<tr>
<td>VGETEXPPS zmm1 [k1]{z}, zmm2/m512/m32bcst{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Extracts the biased exponents from the normalized SP FP representation of each dword element of the source operand (the second operand) as unbiased signed integer value, or convert the denormal representation of input data to unbiased negative integer values. Each integer value of the unbiased exponent is converted to single-precision FP value and written to the corresponding dword elements of the destination operand (the first operand) as SP FP numbers.

The destination operand is a ZMM/YMM/XMM register and updated under the writemask. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location.

EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Each GETEXP operation converts the exponent value into a FP number (permitting input value in denormal representation). Special cases of input values are listed in Table 5-15.

The formula is:

\[ \text{GETEXP}(x) = \text{floor}(\log_2(|x|)) \]

Notation \( \text{floor}(x) \) stands for maximal integer not exceeding real number \( x \).

Software usage of VGETEXPxx and VGETMANTxx instructions generally involve a combination of GETEXP operation and GETMANT operation (see VGETMANTPD). Thus VGETEXPxx instruction do not require software to handle SIMD FP exceptions.

Table 5-15. VGETEXPPS/SS Special Cases

<table>
<thead>
<tr>
<th>Input Operand</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>src1 = NaN</td>
<td>QNaN(src1)</td>
<td>No Exceptions</td>
</tr>
<tr>
<td>0 &lt;</td>
<td>src1</td>
<td>&lt; INF</td>
</tr>
<tr>
<td></td>
<td>src1</td>
<td>= +INF</td>
</tr>
<tr>
<td></td>
<td>src1</td>
<td>= 0</td>
</tr>
</tbody>
</table>

Figure 5-24 illustrates the VGETEXPPS functionality on input values with normalized representation.
INSTRUCTION SET REFERENCE, A-Z

Operation

NormalizeExpTinySPFP(SRC[31:0])
{
    // Jbit is the hidden integral bit of a FP number. In case of denormal number it has the value of ZERO.
    Src.Jbit  0;
    Dst.exp  1;
    Dst.fraction  SRC[22:0];
    WHILE(Src.Jbit = 0)
    {
        Src.Jbit  Dst.fraction[22]; // Get the fraction MSB
        Dst.fraction  Dst.fraction << 1; // One bit shift left
        Dst.exp-- ; // Decrement the exponent
    }
    Dst.fraction  0; // zero out fraction bits
    Dst.sign  1; // Return negative sign
    TMP[31:0]  MXCSR.DAZ? 0 : (Dst.sign << 31) OR (Dst.exp << 23) OR (Dst.fraction);
    Return (TMP[31:0]);
}

ConvertExpSPFP(SRC[31:0])
{
    Src.sign  0; // Zero out sign bit
    Src.exp  SRC[30:23];
    Src.fraction  SRC[22:0];
    // Check for NaN
    IF (SRC = NaN)
    {
        IF ( SRC = SNAN ) SET IE;
        Return QNAN(SRC);
    }
    // Check for +INF
    IF (SRC = +INF) Return (SRC);
    // check if zero operand
    IF ((Src.exp = 0) AND ((Src.fraction = 0) OR (MXCSR.DAZ = 1))) Return (-INF);
    ELSE // check if denormal operand (notice that MXCSR.DAZ = 0)
    {
        IF ((Src.exp = 0) AND (Src.fraction != 0))
        {

Figure 5-24. VGETEXPPS Functionality On Normal Input values
TMP[31:0] ← NormalizeExpTinySPFP(SRC[31:0]);  // Get Normalized Exponent
Set #DE

} ELSE // exponent value is correct
{
    Dst.fraction ← 0;  // zero out fraction bits
    TMP[31:0] ← (Src.sign << 31) OR (Src.exp << 23) OR (Src.fraction);
}
TMP ← SAR(TMP, 23);  // Shift Arithmetic Right
TMP ← TMP - 127;  // Subtract Bias
Return CvtI2D(TMP);  // Convert INT to Single-Precision FP number

VGETEXPPS (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
    THEN
        IF (EVEX.b = 1) AND (SRC *is memory*)
        THEN
            DEST[i+31:i] ← ConvertExpSPFP(SRC[31:0])
        ELSE
            DEST[i+31:i] ← ConvertExpSPFP(SRC[i+31:i])
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+31:i] ← 0
        FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VGETEXPPS __m512 _mm512_getexp_ps( __m512 a);
VGETEXPPS __m512 _mm512_mask_getexp_ps(__m512 s, __mmask16 k, __m512 a);
VGETEXPPS __m512 _mm512_maskz_getexp_ps( __mmask16 k, __m512 a);
VGETEXPPS __m512 _mm512_getexp_round_ps( __m512 a, int sae);
VGETEXPPS __m512 _mm512_mask_getexp_round_ps(__m512 s, __mmask16 k, __m512 a, int sae);
VGETEXPPS __m512 _mm512_maskz_getexp_round_ps( __mmask16 k, __m512 a, int sae);
VGETEXPPS __m256 _mm256_getexp_ps(__m256 a);
VGETEXPPS __m256 _mm256_mask_getexp_ps(__m256 s, __mmask8 k, __m256 a);
VGETEXPPS __m256 _mm256_maskz_getexp_ps( __mmask8 k, __m256 a);
VGETEXPPS __m128 _mm_getexp_ps( __m128 a);
VGETEXPPS __m128 _mm_mask_getexp_ps(__m128 s, __mmask8 k, __m128 a);
VGETEXPPS __m128 _mm_maskz_getexp_ps( __mmask8 k, __m128 a);

SIMD Floating-Point Exceptions
Invalid, Denormal
Other Exceptions
See Exceptions Type E2.

#UD  If EVEX.vvvv ≠ 1111B.
VGETEXPSD—Convert Exponents of Scalar DP FP Values to DP FP Value

**Opcode/Instruction** | **Op/En** | **64/32 bit Mode Support** | **CPUID Feature Flag** | **Description**
--- | --- | --- | --- | ---
EVEX.NDS.LIG.66.0F38.W1 43 /r | T1S | V/V | AVX512F | Convert the biased exponent (bits 62:52) of the low double-precision floating-point value in xmm3/m64 to a DP FP value representing unbiased integer exponents. Stores the result to the low 64-bit of xmm1 under the writemask k1 and merge with the other elements of xmm2.

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Extracts the biased exponent from the normalized DP FP representation of the low qword data element of the source operand (the third operand) as unbiased signed integer value, or convert the denormal representation of input data to unbiased negative integer values. The integer value of the unbiased exponent is converted to double-precision FP value and written to the destination operand (the first operand) as DP FP numbers. Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand.

The destination must be a XMM register, the source operand can be a XMM register or a float64 memory location. The low quadword element of the destination operand is conditionally updated with writemask k1.

Each GETEXP operation converts the exponent value into a FP number (permitting input value in denormal representation). Special cases of input values are listed in Table 5-14.

The formula is:

\[
\text{GETEXP}(x) = \text{floor}(\log_2(|x|))
\]

Notation \(\text{floor}(x)\) stands for maximal integer not exceeding real number \(x\).

**Operation**

// NormalizeExpTinyDPFP(SRC[63:0]) is defined in the Operation section of VGETEXPPD

// ConvertExpDPFP(SRC[63:0]) is defined in the Operation section of VGETEXPPD

**VGETEXPSD (EVEX encoded version)**

IF k1[0] OR *no writemask*  
THEN DEST[63:0] \(\leftarrow\)  
ConvertExpDPFP(SRC2[63:0])  
ELSE  
IF *merging-masking* ; merging-masking  
THEN *DEST[63:0] remains unchanged*  
ELSE ; zeroing-masking  
\(\text{DEST}[63:0] \leftarrow 0\)  
FI

FI:

\(\text{DEST}[127:64] \leftarrow \text{SRC1}[127:64]\)
\(\text{DEST}[^{\text{MAX}_V\_L-1:128}] \leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
VGETEXPSD __m128d _mm_getexp_sd(__m128d a, __m128d b);
VGETEXPSD __m128d _mm_mask_getexp_sd(__m128d s, __mmask8 k, __m128d a, __m128d b);
VGETEXPSD __m128d _mm_maskz_getexp_sd(__mmask8 k, __m128d a, __m128d b);
VGETEXPSD __m128d _mm_getexp_round_sd(__m128d a, __m128d b, int sae);
VGETEXPSD __m128d _mm_mask_getexp_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int sae);
VGETEXPSD __m128d _mm_maskz_getexp_round_sd(__mmask8 k, __m128d a, __m128d b, int sae);

SIMD Floating-Point Exceptions
Invalid, Denormal

Other Exceptions
See Exceptions Type E3.
VGETEXPSS—Convert Exponents of Scalar SP FP Values to SP FP Value

**Description**

Extracts the biased exponent from the normalized SP FP representation of the low doubleword data element of the source operand (the third operand) as unbiased signed integer value, or convert the denormal representation of input data to unbiased negative integer values. The integer value of the unbiased exponent is converted to single-precision FP value and written to the destination operand (the first operand) as SP FP numbers. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand.

The destination must be a XMM register, the source operand can be a XMM register or a float32 memory location. The the low doubleword element of the destination operand is conditionally updated with writemask k1.

Each GETEXP operation converts the exponent value into a FP number (permitting input value in denormal representation). Special cases of input values are listed in Table 5-15.

The formula is:

\[ \text{GETEXP}(x) = \text{floor}(\log_2(|x|)) \]

Notation \( \text{floor}(x) \) stands for maximal integer not exceeding real number \( x \).

Software usage of VGETEXPxx and VGETMANTxx instructions generally involve a combination of GETEXP operation and GETMANT operation (see VGETMANTPD). Thus VGETEXPxx instruction do not require software to handle SIMD FP exceptions.

**Operation**

// NormalizeExpTinySPFP(SRC[31:0]) is defined in the Operation section of VGETEXPPS

// ConvertExpSPFP(SRC[31:0]) is defined in the Operation section of VGETEXPPS

**VGETEXPSS (EVEX encoded version)**

IF k1[0] OR *no writemask*
    THEN DEST[31:0] ← ConvertExpDPFP(SRC2[31:0])
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            DEST[31:0] ← 0
    FI
FI;
ENDFOR
DEST[MAX_VL-1:128] ← 0
INSTRUCTION SET REFERENCE, A-Z

Intel C/C++ Compiler Intrinsic Equivalent

VGETEXPSS __m128 __mm_getexp_ss( __m128 a, __m128 b);
VGETEXPSS __m128 __mm_mask_getexp_ss(__m128 s, __mmask8 k, __m128 a, __m128 b);
VGETEXPSS __m128 __mm_maskz_getexp_ss( __mmask8 k, __m128 a, __m128 b);
VGETEXPSS __m128 __mm_getexp_round_ss( __m128 a, __m128 b, int sae);
VGETEXPSS __m128 __mm_mask_getexp_round_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, int sae);
VGETEXPSS __m128 __mm_maskz_getexp_round_ss( __mmask8 k, __m128 a, __m128 b, int sae);

SIMD Floating-Point Exceptions
Invalid, Denormal

Other Exceptions
See Exceptions Type E3.
**VGETMANTPD—Extract Float64 Vector of Normalized Mantissas from Float64 Vector**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W1 26 /r ib VGETMANTPD xmm1 {k1}{z}, xmm2/m128/m64bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Get Normalized Mantissa from float64 vector xmm2/m128/m64bcst and store the result in xmm1, using imm8 for sign control and mantissa interval normalization, under writemask.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 26 /r ib VGETMANTPD ymm1 {k1}{z}, ymm2/m256/m64bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Get Normalized Mantissa from float64 vector ymm2/m256/m64bcst and store the result in ymm1, using imm8 for sign control and mantissa interval normalization, under writemask.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 26 /r ib VGETMANTPD zmm1 {k1}{z}, zmm2/m512/m64bcst{sae}, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Get Normalized Mantissa from float64 vector zmm2/m512/m64bcst and store the result in zmm1, using imm8 for sign control and mantissa interval normalization, under writemask.</td>
</tr>
</tbody>
</table>

**InstructionOperand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Convert double-precision floating values in the source operand (the second operand) to DP FP values with the mantissa normalization and sign control specified by the imm8 byte, see Figure 5-25. The converted results are written to the destination operand (the first operand) using writemask k1. The normalized mantissa is specified by interv (imm8[1:0]) and the sign control (sc) is specified by bits 3:2 of the immediate byte.

The destination operand is a ZMM/YMM/XMM register updated under the writemask. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location.

For each input DP FP value x, The conversion operation is:

\[
\text{GetMant}(x) = \pm 2^k |x.\text{significand}|
\]

where:

\[1 \leq |x.\text{significand}| < 2\]

Unbiased exponent k depends on the interval range defined by interv and whether the exponent of the source is even or odd. The sign of the final result is determined by sc and the source sign.
If interv != 0 then k = -1, otherwise K = 0. The encoded value of imm8[1:0] and sign control are shown in Figure 5-25.

Each converted DP FP result is encoded according to the sign control, the unbiased exponent k (adding bias) and a mantissa normalized to the range specified by interv.

The GetMant() function follows Table 5-16 when dealing with floating-point special numbers.

This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 are computed and stored into the destination. Elements in zmm1 with the corresponding bit clear in k1 retain their previous values.

Note: EVEX.vvvv is reserved and must be 1111b; otherwise instructions will #UD.

### Table 5-16. GetMant() Special Float Values Behavior

<table>
<thead>
<tr>
<th>Input</th>
<th>Result</th>
<th>Exceptions / Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NaN</td>
<td>QNaN(SRC)</td>
<td>Ignore interv</td>
</tr>
<tr>
<td>+∞</td>
<td>1.0</td>
<td>Ignore interv</td>
</tr>
<tr>
<td>+0</td>
<td>1.0</td>
<td>Ignore interv</td>
</tr>
<tr>
<td>-0</td>
<td>IF (SC[0]) THEN +1.0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ELSE -1.0</td>
<td>Ignore interv</td>
</tr>
<tr>
<td>-∞</td>
<td>IF (SC[1]) THEN (QNaN_Indefinite)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ELSE {</td>
<td></td>
</tr>
<tr>
<td></td>
<td>IF (SC[0]) THEN +1.0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ELSE -1.0</td>
<td>Ignore interv</td>
</tr>
<tr>
<td>negative</td>
<td>SC[1] ? QNaN_Indefinite : Getmant(SRC)</td>
<td>If (SC[1]) then #IE</td>
</tr>
</tbody>
</table>

### Operation

GetNormalizeMantissaDP(SRC[63:0], SignCtrl[1:0], Interv[1:0])

```c
Operation
GetNormalizeMantissaDP(SRC[63:0], SignCtrl[1:0], Interv[1:0])
{
    // Extracting the SRC sign, exponent and mantissa fields
    Dst.sign ← SignCtrl[0] ? 0 : Src[63];          // Get sign bit
    Dst.exp ← SRC[62:52]; ; Get original exponent value
    Dst.fraction ← SRC[51:0];; Get original fraction value
    ZeroOperand ← (Dst.exp = 0) AND (Dst.fraction = 0);
    DenormOperand ← (Dst.exp = 0h) AND (Dst.fraction != 0);
    InfiniteOperand ← (Dst.exp = 07FFh) AND (Dst.fraction = 0);
    NaNOperand ← (Dst.exp = 07FFh) AND (Dst.fraction != 0);
    // Check for NAN operand
    IF (NaNOperand)
    {
        IF (SRC = SNaN) {Set #IE;}
        Return QNaN(SRC);
    }
    // Check for Zero and Infinite operands
    IF ((ZeroOperand) OR (InfiniteOperand))
    {
        Dst.exp ← 03FFh;            // Override exponent with BIAS
        Return ((Dst.sign<<63) | (Dst.exp<<52) | (Dst.fraction));
    }
    // Check for negative operand (including -0.0)
    IF ((Src[63] = 1) AND SignCtrl[1])
    {
        Set #IE;
        Return QNaN_Indefinite;
    }
```

Ref. # 319433-023 5-365
// Checking for denormal operands
IF (DenormOperand)
{ IF (MXCSR.DAZ=1) Dst.fraction ← 0; // Zero out fraction
  ELSE
    { // Jbit is the hidden integral bit. Zero in case of denormal operand.
      Src.Jbit ← 0; // Zero Src Jbit
      Dst.exp ← 03FFh; // Override exponent with BIAS
      WHILE (Src.Jbit = 0) { // normalize mantissa
        Src.Jbit ← Dst.fraction[51]; // Get the fraction MSB
        Dst.fraction ← (Dst.fraction << 1); // Start normalizing the mantissa
        Dst.exp--; // Adjust the exponent
      }
      SET #DE; // Set DE bit
    }
  }
} // At this point, Dst.fraction is normalized.

// Checking for exponent response
Unbiased.exp ← Dst.exp - 03FFh; // subtract the bias from exponent
IsOddExp ← Unbiased.exp[0]; // recognized unbiased ODD exponent
SignalingBit ← Dst.fraction[51];
CASE (interv[1:0])
  00: Dst.exp ← 03FFh; // This is the bias
  01: Dst.exp ← (IsOddExp) ? 03FEh : 03FFh; // either bias-1, or bias
  10: Dst.exp ← 03FEh; // bias-1
  11: Dst.exp ← (SignalingBit) ? 03FEh : 03FFh; // either bias-1, or bias
ESCA
// At this point Dst.exp has the correct result. Form the final destination
DEST[63:0] ← (Dst.sign << 63) OR (Dst.exp << 52) OR (Dst.fraction);
Return (DEST);
}

SignCtrl[1:0] ← IMM8[3:2];
Interv[1:0] ← IMM8[1:0];

VGETMANTPD (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[i] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC *is memory*)
      THEN
        DEST[i+63:i] ← GetNormalizedMantissaDP(SRC[63:0], sc, interv)
      ELSE
        DEST[i+63:i] ← GetNormalizedMantissaDP(SRC[i+63:i], sc, interv)
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
      FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VGETMANTPD __m512d _mm512_getmant_pd(__m512d a, enum intv, enum sgn);
VGETMANTPD __m512d _mm512_mask_getmant_pd(__m512d s, __mmask8 k, __m512d a, enum intv, enum sgn);
VGETMANTPD __m512d _mm512_maskz_getmant_pd(__mmask8 k, __m512d a, enum intv, enum sgn);
VGETMANTPD __m512d _mm512_getmant_round_pd(__m512d a, enum intv, enum sgn, int r);
VGETMANTPD __m512d _mm512_mask_getmant_round_pd(__m512d s, __mmask8 k, __m512d a, enum intv, enum sgn, int r);
VGETMANTPD __m512d _mm512_maskz_getmant_round_pd(__mmask8 k, __m512d a, enum intv, enum sgn, int r);
VGETMANTPD __m256d _mm256_getmant_pd(__m256d a, enum intv, enum sgn);
VGETMANTPD __m256d _mm256_mask_getmant_pd(__m256d s, __mmask8 k, __m256d a, enum intv, enum sgn);
VGETMANTPD __m256d _mm256_maskz_getmant_pd(__mmask8 k, __m256d a, enum intv, enum sgn);
VGETMANTPD __m128d _mm_getmant_pd(__m128d a, enum intv, enum sgn);
VGETMANTPD __m128d _mm_mask_getmant_pd(__m128d s, __mmask8 k, __m128d a, enum intv, enum sgn);
VGETMANTPD __m128d _mm_maskz_getmant_pd(__mmask8 k, __m128d a, enum intv, enum sgn);

SIMD Floating-Point Exceptions

Denormal, Invalid

Other Exceptions

See Exceptions Type E2.

#UD If EVEX.vvvv != 1111B.
VGETMANTPS—Extract Float32 Vector of Normalized Mantissas from Float32 Vector

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W0 26 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Get normalized mantissa from float32 vector xmm2/m128/m32bcst and store the result in xmm1, using imm8 for sign control and mantissa interval normalization, under writemask.</td>
</tr>
<tr>
<td>VGETMANTPS xmm1 (k1)[z], xmm2/m128/m32bcst, imm8</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 26 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Get normalized mantissa from float32 vector ymm2/m256/m32bcst and store the result in ymm1, using imm8 for sign control and mantissa interval normalization, under writemask.</td>
</tr>
<tr>
<td>VGETMANTPS ymm1 (k1)[z], ymm2/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 26 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Get normalized mantissa from float32 vector zmm2/m512/m32bcst and store the result in zmm1, using imm8 for sign control and mantissa interval normalization, under writemask.</td>
</tr>
<tr>
<td>VGETMANTPS zmm1 (k1)[z], zmm2/m512/m32bcst{sae}, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVI</td>
<td>ModRM Reg (w)</td>
<td>ModRM r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Convert single-precision floating values in the source operand (the second operand) to SP FP values with the mantissa normalization and sign control specified by the imm8 byte, see Figure 5-25. The converted results are written to the destination operand (the first operand) using writemask k1. The normalized mantissa is specified by interv (imm8[1:0]) and the sign control (sc) is specified by bits 3:2 of the immediate byte.

The destination operand is a ZMM/YMM/XMM register updated under the writemask. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location.

For each input SP FP value x, The conversion operation is:

\[ \text{GetMant}(x) = \pm 2^{k} \left| x.\text{significand} \right| \]

where:

\[ 1 \leq \left| x.\text{significand} \right| < 2 \]

Unbiased exponent k depends on the interval range defined by interv and whether the exponent of the source is even or odd. The sign of the final result is determined by sc and the source sign.

if interv ! = 0 then k = -1, otherwise K = 0. The encoded value of imm8[1:0] and sign control are shown in Figure 5-25.

Each converted SP FP result is encoded according to the sign control, the unbiased exponent k (adding bias) and a mantissa normalized to the range specified by interv.

The GetMant() function follows Table 5-16 when dealing with floating-point special numbers.

This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 are computed and stored into the destination. Elements in zmm1 with the corresponding bit clear in k1 retain their previous values.

Note: EVEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

Ref. # 319433-023
**Operation**

GetNormalizeMantissaSP(SRC[31:0], SignCtrl[1:0], Interv[1:0])

{  
// Extracting the SRC sign, exponent and mantissa fields
   Dst.sign <- SignCtrl[0] ? 0 : Src[31]; // Get sign bit
   Dst.exp <- SRC[30:23]; // Get original exponent value
   Dst.fraction <- SRC[22:0]; // Get original fraction value
ZeroOperand <- (Dst.exp = 0) AND (Dst.fraction = 0);
DenormOperand <- (Dst.exp = 0h) AND (Dst.fraction != 0);
InfiniteOperand <- (Dst.exp = 0FFh) AND (Dst.fraction = 0);
NaNOperand <- (Dst.exp = 0FFh) AND (Dst.fraction != 0);
// Check for NaN operand
IF (NaNOperand)
   { IF (SRC = SNaN) {Set #IE;}
      Return QNAN(SRC);
   }
// Check for Zero and Infinite operands
IF ((ZeroOperand) OR (InfiniteOperand))
   { Dst.exp <- 07Fh; // Override exponent with BIAS
      Return ((Dst.sign<31) | (Dst.exp<23) | (Dst.fraction));
   }
// Check for negative operand (including -0.0)
IF ((Src[31] = 1) AND SignCtrl[1])
   { Set #IE;
      Return QNaN_Indefinite;
   }
// Checking for denormal operands
IF (DenormOperand)
   { IF (MXCSR.DAZ=1) Dst.fraction <- 0;// Zero out fraction
      ELSE
         { // Jbit is the hidden integral bit. Zero in case of denormal operand.
            Src.Jbit <- 0; // Zero Src Jbit
            Dst.exp <- 07Fh; // Override exponent with BIAS
            WHILE (Src.Jbit = 0) {
               Src.Jbit <- Dst.fraction[22]; // Get the fraction MSB
               Dst.fraction <- (Dst.fraction << 1); // Start normalizing the mantissa
               Dst.exp--; // Adjust the exponent
            }
            SET #DE; // Set DE bit
         }
   }
// At this point, Dst.fraction is normalized.
// Checking for exponent response
Unbiased.exp <- Dst.exp - 07Fh; // subtract the bias from exponent
IsOddExp <- Unbiased.exp[0]; // recognized unbiased ODD exponent
SignalingBit <- Dst.fraction[22];
CASE (Interv[1:0])
   00: Dst.exp <- 07Fh; // This is the bias
   01: Dst.exp <- (IsOddExp) ? 07Eh : 07Fh; // either bias-1, or bias
   10: Dst.exp <- 07Eh; // bias-1
   11: Dst.exp <- (SignalingBit) ? 07Eh : 07Fh; // either bias-1, or bias
ESCA
// Form the final destination
DEST[31:0] <- (Dst.sign << 31) OR (Dst.exp << 23) OR (Dst.fraction);
Return (DEST);
}

SignCtrl[1:0] ← IMM8[3:2];
Interv[1:0] ← IMM8[1:0];

VGETMANTPS (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
 i ← j * 32
 IF k1[j] OR *no writemask*
 THEN
 IF (EVEX.b = 1) AND (SRC *is memory*)
 THEN
 DEST[i+31:i] ← GetNormalizedMantissaSP(SRC[31:0], sc, interv)
 ELSE
 DEST[i+31:i] ← GetNormalizedMantissaSP(SRC[i+31:i], sc, interv)
 FI;
 ELSE
 IF *merging-masking* ; merging-masking
 THEN *DEST[i+31:i] remains unchanged*
 ELSE ; zeroing-masking
 DEST[i+31:i] ← 0
 FI
 FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VGETMANTPS __m512 _mm512_getmant_ps( __m512 a, enum intv, enum sgn);
VGETMANTPS __m512 _mm512_mask_getmant_ps( __m512 s, __mmask16 k, __m512 a, enum intv, enum sgn);
VGETMANTPS __m512 _mm512_maskz_getmant_ps( __mmask16 k, __m512 a, enum intv, enum sgn);
VGETMANTPS __m512 _mm512_getmant_round_ps( __m512 a, enum intv, enum sgn, int r);
VGETMANTPS __m512 _mm512_mask_getmant_round_ps( __m512 s, __mmask16 k, __m512 a, enum intv, enum sgn, int r);
VGETMANTPS __m512 _mm512_maskz_getmant_round_ps( __mmask16 k, __m512 a, enum intv, enum sgn, int r);
VGETMANTPS __m256 _mm256_getmant_ps( __m256 a, enum intv, enum sgn);
VGETMANTPS __m256 _mm256_mask_getmant_ps( __m256 s, __mmask8 k, __m256 a, enum intv, enum sgn);
VGETMANTPS __m256 _mm256_maskz_getmant_ps( __mmask8 k, __m256 a, enum intv, enum sgn);
VGETMANTPS __m128 _mm_getmant_ps( __m128 a, enum intv, enum sgn);
VGETMANTPS __m128 _mm_mask_getmant_ps( __m128 s, __mmask8 k, __m128 a, enum intv, enum sgn);
VGETMANTPS __m128 _mm_maskz_getmant_ps( __mmask8 k, __m128 a, enum intv, enum sgn);

SIMD Floating-Point Exceptions
Denormal, Invalid

Other Exceptions
See Exceptions Type E2.

#UD If EVEX.vvvv != 1111B.
VGETMANTSD—Extract Float64 of Normalized Mantissas from Float64 Scalar

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LG66.0F3A.W1 27 /r ib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract the normalized mantissa of the low float64 element in xmm3/m64 using imm8 for sign control and mantissa interval normalization. Store the mantissa to xmm1 under the writemask k1 and merge with the other elements of xmm2.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Convert the double-precision floating values in the low quadword element of the second source operand (the third operand) to DP FP value with the mantissa normalization and sign control specified by the imm8 byte, see Figure 5-25. The converted result is written to the low quadword element of the destination operand (the first operand) using writemask k1. Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. The normalized mantissa is specified by interv (imm8[1:0]) and the sign control (sc) is specified by bits 3:2 of the immediate byte.

The conversion operation is:

\[ \text{GetMant}(x) = \pm 2^{k} |x.\text{significand}| \]

where:

\[ 1 \leq |x.\text{significand}| < 2 \]

Unbiased exponent \( k \) depends on the interval range defined by interv and whether the exponent of the source is even or odd. The sign of the final result is determined by sc and the source sign.

If interv \(!= 0\) then \( k = -1 \), otherwise \( K = 0 \). The encoded value of imm8[1:0] and sign control are shown in Figure 5-25.

The converted DP FP result is encoded according to the sign control, the unbiased exponent \( k \) (adding bias) and a mantissa normalized to the range specified by interv.

The GetMant() function follows Table 5-16 when dealing with floating-point special numbers.

This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 are computed and stored into zmm1. Elements in zmm1 with the corresponding bit clear in k1 retain their previous values.

### Operation

// GetNormalizeMantissaDP(SRC[63:0], SignCtrl[1:0], Interv[1:0]) is defined in the operation section of VGETMANTPD

\[
\text{SignCtrl}[1:0] \leftarrow \text{IMM8}[3:2];
\text{Interv}[1:0] \leftarrow \text{IMM8}[1:0];
\]

**VGETMANTSD (EVEX encoded version)**

IF \( k1[0] \) OR *no writemask*  
    THEN DEST[63:0] \( \leftarrow \) GetNormalizedMantissaDP(SRC2[63:0], sc, interv)  
    ELSE  
      IF *merging-masking* ; merging-masking  

THEN *DEST[63:0] remains unchanged*
ELSE ; zeroing-masking
    DEST[63:0] \leftarrow 0
FI
FI;
DEST[127:64] \leftarrow SRC1[127:64]
DEST[MAX_VL-1:128] \leftarrow 0

Intel C/C++ Compiler Intrinsic Equivalent

VGETMANTSD __m128d _mm_getmant_sd( __m128d a, __m128 b, enum intv, enum sgn);
VGETMANTSD __m128d _mm_mask_getmant_sd( __m128d s, __mmask8 k, __m128d a, __m128d b, enum intv, enum sgn);
VGETMANTSD __m128d _mm_maskz_getmant_sd( __mmask8 k, __m128 a, __m128d b, enum intv, enum sgn);
VGETMANTSD __m128d _mm_getmant_round_sd( __m128d a, __m128 b, enum intv, enum sgn, int r);
VGETMANTSD __m128d _mm_mask_getmant_round_sd( __m128d s, __mmask8 k, __m128d a, __m128d b, enum intv, enum sgn, int r);
VGETMANTSD __m128d _mm_maskz_getmant_round_sd( __mmask8 k, __m128d a, __m128d b, enum intv, enum sgn, int r);

SIMD Floating-Point Exceptions

Denormal, Invalid

Other Exceptions

See Exceptions Type E3.
**VGETMANTSS—Extract Float32 Vector of Normalized Mantissa from Float32 Vector**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Ope/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W0 27 /r ib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Extract the normalized mantissa from the low float32 element of xmm3/m32 using imm8 for sign control and mantissa interval normalization, store the mantissa to xmm1 under the writemask k1 and merge with the other elements of xmm2.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Convert the single-precision floating values in the low doubleword element of the second source operand (the third operand) to SP FP value with the mantissa normalization and sign control specified by the imm8 byte, see Figure 5-25. The converted result is written to the low doubleword element of the destination operand (the first operand) using writemask k1. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. The normalized mantissa is specified by interv (imm8[1:0]) and the sign control (sc) is specified by bits 3:2 of the immediate byte.

The conversion operation is:

\[
GetMant(x) = \pm 2^k |x.\text{significand}|
\]

where:

\[
1 \leq |x.\text{significand}| < 2
\]

Unbiased exponent \(k\) depends on the interval range defined by interv and whether the exponent of the source is even or odd. The sign of the final result is determined by sc and the source sign.

if interv != 0 then \(k = -1\), otherwise \(K = 0\). The encoded value of imm8[1:0] and sign control are shown in Figure 5-25.

The converted SP FP result is encoded according to the sign control, the unbiased exponent \(k\) (adding bias) and a mantissa normalized to the range specified by interv.

The GetMant() function follows Table 5-16 when dealing with floating-point special numbers.

This instruction is writemasked, so only those elements with the corresponding bit set in vector mask register k1 are computed and stored into zmm1. Elements in zmm1 with the corresponding bit clear in k1 retain their previous values.

**Operation**

// GetNormalizeMantissaSP(SRC[31:0], SignCtrl[1:0], Interv[1:0]) is defined in the operation section of VGETMANTPD

SignCtrl[1:0] ← IMM8[3:2];
Interv[1:0] ← IMM8[1:0];

**VGETMANTSS (EVEX encoded version)**

IF k1[0] OR *no writemask*
   THEN DEST[31:0] ←
       GetNormalizedMantissaSP(SRC2[31:0], sc, interv)
ELSE
   IF *merging-masking* ; merging-masking

Ref. # 319433-023  
5-373
THEN *DEST[31:0] remains unchanged*
ELSE
  ; zeroing-masking
  DEST[31:0] ← 0
FI

DEST[127:32] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VGETMANTSS __m128 _mm_getmant_ss(__m128 a, __m128 b, enum intv, enum sgn);
VGETMANTSS __m128 _mm_mask_getmant_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, enum intv, enum sgn);
VGETMANTSS __m128 _mm_maskz_getmant_ss(__mmask8 k, __m128 a, __m128 b, enum intv, enum sgn);
VGETMANTSS __m128 _mm_getmant_round_ss(__m128 a, __m128 b, enum intv, enum sgn, int r);
VGETMANTSS __m128 _mm_mask_getmant_round_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, enum intv, enum sgn, int r);
VGETMANTSS __m128 _mm_maskz_getmant_round_ss(__mmask8 k, __m128 a, __m128 b, enum intv, enum sgn, int r);

**SIMD Floating-Point Exceptions**

Denormal, Invalid

**Other Exceptions**

See Exceptions Type E3.
**VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4—Insert Packed Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F3A,W0 18 / r ib VINSERTF128 ymm1, ymm2, xmm3/m128, imm8</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Insert 128 bits of packed floating-point values from xmm3/m128 and the remaining values from ymm2 into ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A,W0 18 / r ib VINSERTF32X4 ymm1 (k1)[z], ymm2, xmm3/m128, imm8</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Insert 128 bits of packed single-precision floating-point values from xmm3/m128 and the remaining values from ymm2 into ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A,W0 18 / r ib VINSERTF32X4 zmm1 (k1)[z], zmm2, xmm3/m128, imm8</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Insert 128 bits of packed single-precision floating-point values from xmm3/m128 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A,W1 18 / r ib VINSERTF64X2 ymm1 (k1)[z], ymm2, xmm3/m128, imm8</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Insert 128 bits of packed double-precision floating-point values from xmm3/m128 and the remaining values from ymm2 into ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A,W1 18 / r ib VINSERTF64X2 zmm1 (k1)[z], zmm2, xmm3/m128, imm8</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Insert 128 bits of packed double-precision floating-point values from xmm3/m128 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A,W0 1A / r ib VINSERTF32X8 zmm1 (k1)[z], zmm2, ymm3/m256, imm8</td>
<td>T8</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Insert 256 bits of packed single-precision floating-point values from ymm3/m256 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A,W1 1A / r ib VINSERTF64X4 zmm1 (k1)[z], zmm2, ymm3/m256, imm8</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Insert 256 bits of packed double-precision floating-point values from ymm3/m256 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVMI</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>T2, T4, T8</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

VINSERTF128/VINSERTF32x4 and VINSERTF64x2 insert 128-bits of packed floating-point values from the second source operand (the third operand) into the destination operand (the first operand) at an 128-bit granularity offset multiplied by imm8[0] (256-bit) or imm8[1:0]. The remaining portions of the destination operand are copied from the corresponding fields of the first source operand (the second operand). The second source operand can be either an XMM register or a 128-bit memory location. The destination and first source operands are vector registers.

VINSERTF32x4: The destination operand is a ZMM/YMM register and updated at 32-bit granularity according to the writemask. The high 6/7 bits of the immediate are ignored.

VINSERTF64x2: The destination operand is a ZMM/YMM register and updated at 64-bit granularity according to the writemask. The high 6/7 bits of the immediate are ignored.

VINSERTF32x8 and VINSERTF64x4 inserts 256-bits of packed floating-point values from the second source operand (the third operand) into the destination operand (the first operand) at a 256-bit granular offset multiplied by imm8[0]. The remaining portions of the destination are copied from the corresponding fields of the first source operand (the second operand). The second source operand can be either an YMM register or a 256-bit memory location.
location. The high 7 bits of the immediate are ignored. The destination operand is a ZMM register and updated at 32/64-bit granularity according to the writemask.

**Operation**

**VINSETF32x4 (EVEX encoded versions)**

(KL, VL) = (8, 256), (16, 512)

TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]

IF VL = 256
  CASE (imm8[0]) OF
    0: TMP_DEST[127:0] ← SRC2[127:0]
    1: TMP_DEST[255:128] ← SRC2[127:0]
  ESAC.
  FI;

IF VL = 512
  CASE (imm8[1:0]) OF
    00: TMP_DEST[127:0] ← SRC2[127:0]
    01: TMP_DEST[255:128] ← SRC2[127:0]
  ESAC.
  FI;

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VINSETF64x2 (EVEX encoded versions)**

(KL, VL) = (4, 256), (8, 512)

TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]

IF VL = 256
  CASE (imm8[0]) OF
    0: TMP_DEST[127:0] ← SRC2[127:0]
    1: TMP_DEST[255:128] ← SRC2[127:0]
  ESAC.
  FI;

IF VL = 512
  CASE (imm8[1:0]) OF
    00: TMP_DEST[127:0] ← SRC2[127:0]
    01: TMP_DEST[255:128] ← SRC2[127:0]
  ESAC.
  FI;

FOR j ← 0 TO KL-1
  i ← j * 64
IF k1[j] OR *no writemask*
THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
ELSE
  IF *merging-masking* ; merging-masking
  THEN *DEST[i+63:i] remains unchanged*
  ELSE ; zeroing-masking
    DEST[i+63:i] ← 0
  FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VINSERTF32x8 (EVEX.U1.512 encoded version)
TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] ← SRC2[255:0]
  1: TMP_DEST[511:256] ← SRC2[255:0]
ESAC.

FOR j ← 0 TO 15
  i ← j * 32
  IF k1[j] OR *no writemask*
  THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VINSERTF64x4 (EVEX.512 encoded version)
VL = 512
TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] ← SRC2[255:0]
  1: TMP_DEST[511:256] ← SRC2[255:0]
ESAC.

FOR j ← 0 TO 7
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VINSERTF128 (VEX encoded version)

```plaintext
CASE (imm8[0]) OF
  0: TEMP[127:0] ← SRC2[127:0]
  1: TEMP[255:128] ← SRC2[127:0]
ESAC
DEST ← TEMP
```

Intel C/C++ Compiler Intrinsic Equivalent

- `VINSERTF32x4 __m512 _mm512_insertf32x4( __m512 a, __m128 b, int imm);`
- `VINSERTF32x4 __m512 __mm512_mask_insertf32x4( __m512 s, __mmask16 k, __m512 a, __m128 b, int imm);`
- `VINSERTF32x4 __m512 __mm512_maskz_insertf32x4( __mmask16 k, __m512 a, __m128 b, int imm);`
- `VINSERTF32x4 __m256 __mm256_insertf32x4( __m256 a, __m128 b, int imm);`
- `VINSERTF32x4 __m256 __mm256_mask_insertf32x4( __m256 s, __mmask8 k, __m256 a, __m128 b, int imm);`
- `VINSERTF32x4 __m256 __mm256_maskz_insertf32x4( __mmask8 k, __m256 a, __m128 b, int imm);`
- `VINSERTF32x8 __m512 __mm512_insertf32x8( __m512 a, __m256 b, int imm);`
- `VINSERTF32x8 __m512 __mm512_mask_insertf32x8( __m512 s, __mmask16 k, __m512 a, __m256 b, int imm);`
- `VINSERTF32x8 __m512 __mm512_maskz_insertf32x8( __mmask16 k, __m512 a, __m256 b, int imm);`
- `VINSERTF64x2 __m512d _mm512_insertf64x2( __m512d a, __m128d b, int imm);`
- `VINSERTF64x2 __m512d __mm512d_mask_insertf64x2( __m512d s, __mmask8 k, __m512d a, __m128d b, int imm);`
- `VINSERTF64x2 __m512d __mm512d_maskz_insertf64x2( __mmask8 k, __m512d a, __m128d b, int imm);`
- `VINSERTF64x2 __m256d __mm256d_insertf64x2( __m256d a, __m128d b, int imm);`
- `VINSERTF64x2 __m256d __mm256d_mask_insertf64x2( __m256d s, __mmask8 k, __m256d a, __m128d b, int imm);`
- `VINSERTF64x2 __m256d __mm256d_maskz_insertf64x2( __mmask8 k, __m256d a, __m128d b, int imm);`
- `VINSERTF128 __m256d __mm256d_insertf128_d( __m256d a, __m128d b, int offset);`
- `VINSERTF128 __m256d __mm256d_insertf128_pd( __m256d a, __m128d b, int offset);`
- `VINSERTF128 __m256i__mm256i_insertf128_si256( __m256i a, __m128i b, int offset);`

SIMD Floating-Point Exceptions

None

Other Exceptions

VEX-encoded instruction, see Exceptions Type 6; additionally

- `#UD` If VEX.L = 0.

EVEX-encoded instruction, see Exceptions Type E6NF.
### INSTRUCTION SET REFERENCE, A-Z

**VINSERTI128/VINSERTI32x4/VINSERTI64x2/VINSERTI32x8/VINSERTI64x4—Insert Packed Integer Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F3A.W0 38 / r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Insert 128 bits of integer data from xmm3/m128 and the remaining values from ymm2 into ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 38 / r ib</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Insert 128 bits of packed doubleword integer values from xmm3/m128 and the remaining values from ymm2 into ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 38 / r ib</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Insert 128 bits of packed doubleword integer values from xmm3/m128 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 38 / r ib</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Insert 128 bits of packed quadword integer values from xmm3/m128 and the remaining values from ymm2 into ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 38 / r ib</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Insert 128 bits of packed quadword integer values from xmm3/m128 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 3A / r ib</td>
<td>T8</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Insert 256 bits of packed doubleword integer values from ymm3/m256 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 3A / r ib</td>
<td>T4</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Insert 256 bits of packed quadword integer values from ymm3/m256 and the remaining values from zmm2 into zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVMI</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>T2, T4, T8</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

VINSERTI32x4 and VINSERTI64x2 inserts 128-bits of packed integer values from the second source operand (the third operand) into the destination operand (the first operand) at an 128-bit granular offset multiplied by imm8[0] (256-bit) or imm8[1:0]. The remaining portions of the destination are copied from the corresponding fields of the first source operand (the second operand). The second source operand can be either an XMM register or a 128-bit memory location. The high 6/7 bits of the immediate are ignored. The destination operand is a ZMM/YMM register and updated at 32 and 64-bit granularity according to the writemask.

VINSERTI32x8 and VINSERTI64x4 inserts 256-bits of packed integer values from the second source operand (the third operand) into the destination operand (the first operand) at a 256-bit granular offset multiplied by imm8[0]. The remaining portions of the destination are copied from the corresponding fields of the first source operand (the second operand). The second source operand can be either an YMM register or a 256-bit memory location. The upper bits of the immediate are ignored. The destination operand is a ZMM register and updated at 32 and 64-bit granularity according to the writemask.
VINSETI128 inserts 128-bits of packed integer data from the second source operand (the third operand) into the destination operand (the first operand) at a 128-bit granular offset multiplied by imm8[0]. The remaining portions of the destination are copied from the corresponding fields of the first source operand (the second operand). The second source operand can be either an XMM register or a 128-bit memory location. The high 7 bits of the immediate are ignored. VEX.L must be 1, otherwise attempt to execute this instruction with VEX.L=0 will cause #UD.

**Operation**

**VINSETI32x4 (EVEX encoded versions)**

(KL, VL) = (8, 256), (16, 512)

```
TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]
```

IF VL = 256

```
CASE (imm8[0]) OF
  0: TEMP_DEST[127:0] ← SRC2[127:0]
  1: TEMP_DEST[255:128] ← SRC2[127:0]
ENDCASE.
```

FI;

IF VL = 512

```
CASE (imm8[1:0]) OF
  00: TEMP_DEST[127:0] ← SRC2[127:0]
  01: TEMP_DEST[255:128] ← SRC2[127:0]
  10: TEMP_DEST[383:256] ← SRC2[127:0]
  11: TEMP_DEST[511:384] ← SRC2[127:0]
ENDCASE.
```

FI;

FOR j ← 0 TO KL-1

```
i ← j * 32
IF k1[j] OR *no writemask*
  THEN DEST[i+31:i] ← TEMP_DEST[i+31:i]
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged*
  ELSE ; zeroing-masking
    DEST[i+31:i] ← 0
  FI
```

FI;

ENDFOR

```
DEST[MAX_VL-1:VL] ← 0
```

**VINSETI64x2 (EVEX encoded versions)**

(KL, VL) = (4, 256), (8, 512)

```
TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]
```

IF VL = 256

```
CASE (imm8[0]) OF
  0: TEMP_DEST[127:0] ← SRC2[127:0]
  1: TEMP_DEST[255:128] ← SRC2[127:0]
ENDCASE.
```

FI;

IF VL = 512

```
CASE (imm8[1:0]) OF
  00: TEMP_DEST[127:0] ← SRC2[127:0]
  01: TEMP_DEST[255:128] ← SRC2[127:0]
  10: TEMP_DEST[383:256] ← SRC2[127:0]
  11: TEMP_DEST[511:384] ← SRC2[127:0]
ENDCASE.
```
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VINSERTI32x8 (EVEX.U1.512 encoded version)
TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] ← SRC2[255:0]
  1: TMP_DEST[511:256] ← SRC2[255:0]
ESAC.
FOR j ← 0 TO 15
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+31:i] ← 0
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VINSERTI64x4 (EVEX.512 encoded version)
VL = 512
TEMP_DEST[VL-1:0] ← SRC1[VL-1:0]
CASE (imm8[0]) OF
  0: TMP_DEST[255:0] ← SRC2[255:0]
  1: TMP_DEST[511:256] ← SRC2[255:0]
ESAC.
FOR j ← 0 TO 7
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:i] ← 0
      FI
ENDFOR
INSTRUCTION SET REFERENCE, A-Z

FI;
ENDFOR
DEST[Max_VL-1:VL] ← 0

VINSERTI128
TEMP[255:0] ← SRC1[255:0]
CASE (imm8[0]) OF
  0: TEMP[127:0] ← SRC2[127:0]
  1: TEMP[255:128] ← SRC2[127:0]
ESAC
DEST ← TEMP

Intel C/C++ Compiler Intrinsic Equivalent
VINSERTI32x4 _mm512i _inserti32x4( __m512i a, __m128i b, int imm);
VINSERTI32x4 _mm512i_mask_inserti32x4( __m512i s, __m512i k, __m512i a, __m128i b, int imm);
VINSERTI32x4 _mm512i_maskz_inserti32x4( __m512i k, __m512i a, __m128i b, int imm);
VINSERTI32x4 __m256i _mm256_inserti32x4( __m256i a, __m128i b, int imm);
VINSERTI32x4 __m256i_mask_inserti32x4( __m256i s, __mmask8 k, __m256i a, __m128i b, int imm);
VINSERTI32x4 __m256i_maskz_inserti32x4( __mmask8 k, __m256i a, __m128i b, int imm);
VINSERTI32x8 __m512i _mm512_inserti32x8( __m512i a, __m128i b, int imm);
VINSERTI32x8 __m512i_mask_inserti32x8( __m512i s, __m512i k, __m512i a, __m128i b, int imm);
VINSERTI32x8 __m512i_maskz_inserti32x8( __m512i k, __m512i a, __m128i b, int imm);
VINSERTI64x2 __m512i_insertf128_si256( __m256i a, __m128i b, int offset);

SIMD Floating-Point Exceptions
None

Other Exceptions
VEX-encoded instruction, see Exceptions Type 6; additionally
#UD If VEX.L = 0.
EVEX-encoded instruction, see Exceptions Type E6NF.
INSERTPS—Insert Scalar Single-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 3A 21 /r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Insert a single-precision floating-point value selected by imm8 from xmm2/m32 into xmm1 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8.</td>
</tr>
<tr>
<td>INSERTPS xmm1, xmm2/m32, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F3A.WIG 21 /r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Insert a single-precision floating-point value selected by imm8 from xmm3/m32 and merge with values in xmm2 at the specified destination element specified by imm8 and write out the result and zero out destination elements in xmm1 as indicated in imm8.</td>
</tr>
<tr>
<td>VININSERTPS xmm1, xmm2, xmm3/m32, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 21 /r ib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Insert a single-precision floating-point value selected by imm8 from xmm3/m32 and merge with values in xmm2 at the specified destination element specified by imm8 and write out the result and zero out destination elements in xmm1 as indicated in imm8.</td>
</tr>
<tr>
<td>VININSERTPS xmm1, xmm2, xmm3/m32, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM/r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM/r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM/r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description
(register source form)
Select a single-precision floating-point element from second source as indicated by Count_S bits of the immediate operand and destination operand it into the first source at the location indicated by the Count_D bits of the immediate operand. Store in the destination and zero out destination elements based on the ZMask bits of the immediate operand.

(memory source form)
Load a floating-point element from a 32-bit memory location and destination operand it into the first source at the location indicated by the Count_D bits of the immediate operand. Store in the destination and zero out destination elements based on the ZMask bits of the immediate operand.

128-bit Legacy SSE version: The first source register is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.

VEX.128 and EVEX encoded version: The destination and first source register is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. The upper bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

If VINSERTPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

Operation

VINSERTPS (VEX.128 and EVEX encoded version)
IF (SRC = REG) THEN COUNT_S ← imm8[7:6]
ELSE COUNT_S ← 0
COUNT_D ← imm8[5:4]
ZMASK ← imm8[3:0]
CASE (COUNT_S) OF
0: \( \text{TMP} \leftarrow \text{SRC2}[31:0] \)
1: \( \text{TMP} \leftarrow \text{SRC2}[63:32] \)
2: \( \text{TMP} \leftarrow \text{SRC2}[95:64] \)
3: \( \text{TMP} \leftarrow \text{SRC2}[127:96] \)

\text{ESAC;}

\text{CASE (COUNT_D) OF}

0: \( \text{TMP2}[31:0] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[127:32] \leftarrow \text{SRC1}[127:32] \\
1: \( \text{TMP2}[63:32] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[31:0] \leftarrow \text{SRC1}[31:0] \\
\hspace{1cm} \text{TMP2}[127:64] \leftarrow \text{SRC1}[127:64] \\
2: \( \text{TMP2}[95:64] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[63:0] \leftarrow \text{SRC1}[63:0] \\
\hspace{1cm} \text{TMP2}[127:96] \leftarrow \text{SRC1}[127:96] \\
3: \( \text{TMP2}[127:96] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[95:0] \leftarrow \text{SRC1}[95:0] \\
\text{ESAC;}

\text{IF (ZMASK}[0] = 1) \text{ THEN DEST}[31:0] \leftarrow 00000000H \\
\hspace{1cm} \text{ELSE DEST}[31:0] \leftarrow \text{TMP2}[31:0] \\
\text{IF (ZMASK}[1] = 1) \text{ THEN DEST}[63:32] \leftarrow 00000000H \\
\hspace{1cm} \text{ELSE DEST}[63:32] \leftarrow \text{TMP2}[63:32] \\
\text{IF (ZMASK}[2] = 1) \text{ THEN DEST}[95:64] \leftarrow 00000000H \\
\hspace{1cm} \text{ELSE DEST}[95:64] \leftarrow \text{TMP2}[95:64] \\
\text{IF (ZMASK}[3] = 1) \text{ THEN DEST}[127:96] \leftarrow 00000000H \\
\hspace{1cm} \text{ELSE DEST}[127:96] \leftarrow \text{TMP2}[127:96] \\
\text{DEST}[\text{MAX VL}-1:128] \leftarrow 0 \\

\text{INSERTPS (128-bit Legacy SSE version)}

\text{IF (SRC = REG) THEN COUNT_S} \leftarrow \text{imm8}[7:6] \\
\hspace{1cm} \text{ELSE COUNT_S} \leftarrow 0 \\
\text{COUNT_D} \leftarrow \text{imm8}[5:4] \\
\text{ZMASK} \leftarrow \text{imm8}[3:0] \\
\text{CASE (COUNT_S) OF}

0: \( \text{TMP} \leftarrow \text{SRC}[31:0] \)
1: \( \text{TMP} \leftarrow \text{SRC}[63:32] \)
2: \( \text{TMP} \leftarrow \text{SRC}[95:64] \)
3: \( \text{TMP} \leftarrow \text{SRC}[127:96] \)
\text{ESAC;}

\text{CASE (COUNT_D) OF}

0: \( \text{TMP2}[31:0] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[127:32] \leftarrow \text{DEST}[127:32] \\
1: \( \text{TMP2}[63:32] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[31:0] \leftarrow \text{DEST}[31:0] \\
\hspace{1cm} \text{TMP2}[127:64] \leftarrow \text{DEST}[127:64] \\
2: \( \text{TMP2}[95:64] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[63:0] \leftarrow \text{DEST}[63:0] \\
\hspace{1cm} \text{TMP2}[127:96] \leftarrow \text{DEST}[127:96] \\
3: \( \text{TMP2}[127:96] \leftarrow \text{TMP} \)
\hspace{1cm} \text{TMP2}[95:0] \leftarrow \text{DEST}[95:0] \\
\text{ESAC;}

\text{IF (ZMASK}[0] = 1) \text{ THEN DEST}[31:0] \leftarrow 00000000H
ELSE DEST[31:0] ← TMP2[31:0]
IF (ZMASK[2] = 1) THEN DEST[95:64] ← 00000000H
    ELSE DEST[95:64] ← TMP2[95:64]
    ELSE DEST[127:96] ← TMP2[127:96]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VINSERTPS __m128 _mm_insert_ps(__m128 dst, __m128 src, const int nidx);
INSETRTPS __m128 _mm_insert_ps(__m128 dst, __m128 src, const int nidx);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 5; additionally
#UD If VEX.L = 0.
EVEX-encoded instruction, see Exceptions Type E9NF.
MAXPD—Maximum of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 5F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the maximum double-precision floating-point values between xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 5F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the maximum double-precision floating-point values between xmm2 and xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 5F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the maximum packed double-precision floating-point values between ymm2 and ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W1 5F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the maximum packed double-precision floating-point values between xmm2 and xmm3/m128/m64bcst and store result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:W1 5F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the maximum packed double-precision floating-point values between ymm2 and ymm3/m256/m64bcst and store result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:W1 5F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Return the maximum packed double-precision floating-point values between zmm2 and zmm3/m512/m64bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

 Performs a SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (either from the first or second operand) be returned, the action of MAXPD can be emulated using a sequence of instructions, such as a comparison followed by AND, ANDN and OR.

EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.
VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Operation

MAX(SRC1, SRC2)
{
  IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST ← SRC2;
  ELSE IF (SRC1 = NaN) THEN DEST ← SRC2; FI;
  ELSE IF (SRC2 = NaN) THEN DEST ← SRC1; FI;
  ELSE IF (SRC1 > SRC2) THEN DEST ← SRC1;
  ELSE DEST ← SRC2; FI;
}

VMAXPD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN
          DEST[i+63:i] ← MAX(SRC1[i+63:i], SRC2[63:0])
        ELSE
          DEST[i+63:i] ← MAX(SRC1[i+63:i], SRC2[i+63:i])
        FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE DEST[i+63:i] ← 0 ; zeroing-masking
    FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VMAXPD (VEX.256 encoded version)

DEST[63:0] ← MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] ← MAX(SRC1[127:64], SRC2[127:64])
DEST[255:192] ← MAX(SRC1[255:192], SRC2[255:192])
DEST[MAX_VL-1:256] ← 0

VMAXPD (VEX.128 encoded version)

DEST[63:0] ← MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] ← MAX(SRC1[127:64], SRC2[127:64])
DEST[MAX_VL-1:128] ← 0
INSTRUCTION SET REFERENCE, A-Z

MAXPD (128-bit Legacy SSE version)
DEST[63:0] ← MAX(DEST[63:0], SRC[63:0])
DEST[127:64] ← MAX(DEST[127:64], SRC[127:64])
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VMAXPD __m512d _mm512_max_pd( __m512d a, __m512d b);
VMAXPD __m512d _mm512_mask_max_pd( __m512d s, __mmask8 k, __m512d a, __m512d b);
VMAXPD __m512d _mm512_maskz_max_pd( __mmask8 k, __m512d a, __m512d b);
VMAXPD __m512d _mm512_max_round_pd( __m512d a, __m512d b, int);
VMAXPD __m512d _mm512_mask_max_round_pd( __mmask8 k, __m512d a, __m512d b, int);
VMAXPD __m256d _mm256_max_pd( __m256d a, __m256d b);
VMAXPD __m256d _mm256_mask_max_pd( __mmask8 k, __m256d a, __m256d b);
VMAXPD __m256d _mm256_maskz_max_pd( __mmask8 k, __m256d a, __m256d b);
VMAXPD __m128d _mm_max_pd( __m128d a, __m128d b);
VMAXPD __m128d _mm_mask_max_pd( __mmask8 k, __m128d a, __m128d b);
VMAXPD __m128d _mm_maskz_max_pd( __mmask8 k, __m128d a, __m128d b);

SIMD Floating-Point Exceptions

Invalid (including QNaN Source Operand), Denormal

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
## MAXPS—Maximum of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 5F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the maximum single-precision floating-point values between xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F:WIG 5F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the maximum single-precision floating-point values between xmm2 and xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F:WIG 5F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the maximum single-precision floating-point values between ymm2 and ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F:W0 5F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the maximum packed single-precision floating-point values between xmm2 and xmm3/m128/m32bcst and store result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F:W0 5F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the maximum packed single-precision floating-point values between ymm2 and ymm3/m256/m32bcst and store result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F:W0 5F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Return the maximum packed single-precision floating-point values between zmm2 and zmm3/m512/m32bcst{sae} and store result in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

**EVEX encoded versions:** The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.
VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

**Operation**

\[
\text{MAX}(\text{SRC1}, \text{SRC2})
\]

\[
\begin{align*}
\text{IF } & ((\text{SRC1} = 0.0) \text{ and } (\text{SRC2} = 0.0)) \text{ THEN } \text{DEST} \leftarrow \text{SRC2}; \\
\text{ELSE IF } & (\text{SRC1} = \text{SNaN}) \text{ THEN } \text{DEST} \leftarrow \text{SRC2}; \text{ FI}; \\
\text{ELSE IF } & (\text{SRC2} = \text{SNaN}) \text{ THEN } \text{DEST} \leftarrow \text{SRC1}; \text{ FI}; \\
\text{ELSE IF } & (\text{SRC1} > \text{SRC2}) \text{ THEN } \text{DEST} \leftarrow \text{SRC1}; \\
\text{ELSE } & \text{DEST} \leftarrow \text{SRC2}; \\
\text{FI};
\end{align*}
\]

**VMAXPS (EVEX encoded versions)**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

\[\text{FOR } j \leftarrow 0 \text{ TO } KL-1\]

\[i \leftarrow j \times 32\]

\[\text{IF } k1[j] \text{ OR } \text{*no writemask*}\]

\[\text{THEN}\]

\[\text{IF } (\text{EVEX}.b = 1) \text{ AND } (\text{SRC2 }\text{*is memory*})\]

\[\text{THEN}\]

\[\text{DEST}[i+31:i] \leftarrow \text{MAX}(\text{SRC1}[i+31:i], \text{SRC2}[31:0])\]

\[\text{ELSE}\]

\[\text{DEST}[i+31:i] \leftarrow \text{MAX}(\text{SRC1}[i+31:i], \text{SRC2}[i+31:i])\]

\[\text{FI};\]

\[\text{ELSE}\]

\[\text{IF } \text{*merging-masking*} \quad ; \text{merging-masking}\]

\[\text{THEN } \text{*DEST}[i+31:i] \text{ remains unchanged*}\]

\[\text{ELSE } \text{DEST}[i+31:i] \leftarrow 0 \quad ; \text{zeroing-masking}\]

\[\text{FI}\]

\[\text{FI};\]

\[\text{ENDFOR}\]

\[\text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0\]

**VMAXPS (VEX.256 encoded version)**

\[\text{DEST}[31:0] \leftarrow \text{MAX}(\text{SRC1}[31:0], \text{SRC2}[31:0])\]

\[\text{DEST}[63:32] \leftarrow \text{MAX}(\text{SRC1}[63:32], \text{SRC2}[63:32])\]

\[\text{DEST}[95:64] \leftarrow \text{MAX}(\text{SRC1}[95:64], \text{SRC2}[95:64])\]

\[\text{DEST}[127:96] \leftarrow \text{MAX}(\text{SRC1}[127:96], \text{SRC2}[127:96])\]

\[\text{DEST}[159:128] \leftarrow \text{MAX}(\text{SRC1}[159:128], \text{SRC2}[159:128])\]

\[\text{DEST}[191:160] \leftarrow \text{MAX}(\text{SRC1}[191:160], \text{SRC2}[191:160])\]

\[\text{DEST}[223:192] \leftarrow \text{MAX}(\text{SRC1}[223:192], \text{SRC2}[223:192])\]

\[\text{DEST}[255:224] \leftarrow \text{MAX}(\text{SRC1}[255:224], \text{SRC2}[255:224])\]

\[\text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0\]
VMAXPS (VEX.128 encoded version)
DEST[31:0] ← MAX(SRC1[31:0], SRC2[31:0])
DEST[63:32] ← MAX(SRC1[63:32], SRC2[63:32])
DEST[95:64] ← MAX(SRC1[95:64], SRC2[95:64])
DEST[127:96] ← MAX(SRC1[127:96], SRC2[127:96])
DEST[MAX_VL-1:128] ← 0

MAXPS (128-bit Legacy SSE version)
DEST[31:0] ← MAX(Destination[31:0], SRC[31:0])
DEST[63:32] ← MAX(Destination[63:32], SRC[63:32])
DEST[95:64] ← MAX(Destination[95:64], SRC[95:64])
DEST[127:96] ← MAX(Destination[127:96], SRC[127:96])
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMAXPS __m512_mm512_max_ps(__m512 a, __m512 b);
VMAXPS __m512__mm512_mask_max_ps(__m512 s, __mmask16 k, __m512 a, __m512 b);
VMAXPS __m512__mm512_maskz_max_ps(__mmask16 k, __m512 a, __m512 b);
VMAXPS __m512__mm512_max_round_ps(__m512 a, __m512 b, int);
VMAXPS __m512__mm512_mask_max_round_ps(__mmask16 k, __m512 a, __m512 b, int);
VMAXPS __m512__mm512_maskz_max_round_ps(__mmask16 k, __m512 a, __m512 b, int);
VMAXPS __m256__mm256_mask_max_ps(__mmask8 k, __m256 a, __m256 b);
VMAXPS __m256__mm256_maskz_max_ps(__mmask8 k, __m256 a, __m256 b);
VMAXPS __m128__mm128_mask_max_ps(__mmask8 k, __m128 a, __m128 b);
VMAXPS __m128__mm128_maskz_max_ps(__mmask8 k, __m128 a, __m128 b);

SIMD Floating-Point Exceptions
Invalid (including QNaN Source Operand), Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
MAXSD—Return Maximum Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 5F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the maximum scalar double-precision floating-point value between xmm2/m64 and xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F:W1 5F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the maximum scalar double-precision floating-point value between xmm3/m64 and xmm2.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F:W1 5F /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Return the maximum scalar double-precision floating-point value between xmm3/m64 and xmm2.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Compares the low double-precision floating-point values in the first source operand and second the source operand, and returns the maximum value to the low quadword of the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers. When the second source operand is a memory operand, only 64 bits are accessed.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN of either source operand be returned, the action of MAXSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination operand is updated according to the writemask.

Software should ensure VMAXSD is encoded with VEX.L=0. Encoding VMAXSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation
MAX(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST ← SRC2;
    ELSE IF (SRC1 = SNaN) THEN DEST ← SRC2; FI;
    ELSE IF (SRC2 = SNaN) THEN DEST ← SRC2; FI;
    ELSE IF (SRC1 > SRC2) THEN DEST ← SRC1;
    ELSE DEST ← SRC2;
    FI;
}

VMAXSD (EVEX encoded version)
IF k1[0] or *no writemask*
    THEN DEST[63:0] ← MAX(SRC1[63:0], SRC2[63:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[63:0] remains unchanged* ; zeroing-masking
                DEST[63:0] ← 0
            ELSE ; zeroing-masking
                DEST[63:0] ← 0
        FI;
    FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VMAXSD (VEX.128 encoded version)
DEST[63:0] ← MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

MAXSD (128-bit Legacy SSE version)
DEST[63:0] ← MAX(DEST[63:0], SRC[63:0])
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMAXSD __m128d _mm_max_round_sd( __m128d a, __m128d b, int);
VMAXSD __m128d _mm_mask_max_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VMAXSD __m128d _mm_maskz_max_round_sd( __mmask8 k, __m128d a, __m128d b, int);
MAXSD __m128d _mm_max_sd(__m128d a, __m128d b)

SIMD Floating-Point Exceptions
Invalid (Including QNaN Source Operand), Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
**MAXSS—Return Maximum Scalar Single-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 5F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the maximum scalar single-precision floating-point value between xmm2/m32 and xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F:W0 5F /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Return the maximum scalar single-precision floating-point value between xmm3/m32 and xmm2.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Compares the low single-precision floating-point values in the first source operand and the second source operand, and returns the maximum value to the low doubleword of the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN from either source operand be returned, the action of MAXSS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAX_VL:32) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded version: The first source operand is an xmm register encoded by VEX.vvvv. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL:128) of the destination register are zeroed.

EVEX encoded version: The low doubleword element of the destination operand is updated according to the writemask.

Software should ensure VMAXSS is encoded with VEX.L=0. Encoding VMAXSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation
MAX(SRC1, SRC2)
{
  IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST ← SRC2;
  ELSE IF (SRC1 = SNaN) THEN DEST ← SRC2; FI;
  ELSE IF (SRC2 = SNaN) THEN DEST ← SRC2; FI;
  ELSE IF (SRC1 > SRC2) THEN DEST ← SRC1;
  ELSE DEST ← SRC2;
  FI;
}

VMAXSS (EVEX encoded version)
IF k1[0] or *no writemask*
  THEN DEST[31:0] ← MAX(SRC1[31:0], SRC2[31:0])
  ELSE *
    THEN *DEST[31:0] remains unchanged* 
    ELSE ; zeroing-masking
      THEN DEST[31:0] ← 0
    FI;
  FI;
DEST[MAX_VL-1:128] ← 0

VMAXSS (VEX.128 encoded version)
DEST[31:0] ← MAX(SRC1[31:0], SRC2[31:0])
DEST[MAX_VL-1:128] ← 0

MAXSS (128-bit Legacy SSE version)
DEST[31:0] ← MAX(DEST[31:0], SRC[31:0])
DEST[MAX_VL-1:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMAXSS __m128 _mm_max_round_ss( __m128 a, __m128 b, int);
VMAXSS __m128 _mm_mask_max_round_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, int);
VMAXSS __m128 _mm_maskz_max_round_ss(__mmask8 k, __m128 a, __m128 b, int);
MAXSS __m128 _mm_max_ss(__m128 a, __m128 b)

SIMD Floating-Point Exceptions
Invalid (Including QNaN Source Operand), Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
MINPD—Minimum of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 5D /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the minimum double-precision floating-point values between xmm1 and xmm2/mem</td>
</tr>
<tr>
<td>VEX.NDS.128:66.0F:WIG 5D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the minimum double-precision floating-point values between xmm2 and xmm3/m128</td>
</tr>
<tr>
<td>VEX.NDS.256:66.0F:WIG 5D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the minimum packed double-precision floating-point values between ymm2 and ymm3/m256</td>
</tr>
<tr>
<td>EVEX.NDS.128:66.0F:W1 5D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the minimum packed double-precision floating-point values between xmm2 and xmm3/m128/m64bcst and store result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256:66.0F:W1 5D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the minimum packed double-precision floating-point values between ymm2 and ymm3/m256/m64bcst and store result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512:66.0F:W1 5D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the minimum packed double-precision floating-point values between zmm2 and zmm3/m512/m64bcst and store result in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, AND and OR.

EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.
VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

**Operation**

```plaintext
MIN(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST ← SRC2;
    ELSE IF (SRC1 = SNaN) THEN DEST ← SRC2; FI;
    ELSE IF (SRC2 = SNaN) THEN DEST ← SRC2; FI;
    ELSE IF (SRC1 < SRC2) THEN DEST ← SRC1;
    ELSE DEST ← SRC2;
    FI;
}
```

**VMINPD (EVEX encoded version)**

(\(KL, VL\) = (2, 128), (4, 256), (8, 512))

FOR \(j\) ← 0 TO KL-1
    \(i\) ← \(j \times 64\)
    IF \(k1[j]\) OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN
                    DEST[\(i+63:i\)] ← MIN(SRC1[\(i+63:i\]), SRC2[\(63:0\)])
                ELSE
                    DEST[\(i+63:i\)] ← MIN(SRC1[\(i+63:i\]), SRC2[\(i+63:i\)])
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[\(i+63:i\]] remains unchanged*
                    ELSE DEST[\(i+63:i\)] ← 0 ; zeroing-masking
                FI
        FI
    ENDFOR

**VMINPD (VEX.256 encoded version)**

DEST[63:0] ← MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64] ← MIN(SRC1[127:64], SRC2[127:64])
DEST[255:192] ← MIN(SRC1[255:192], SRC2[255:192])

**VMINPD (VEX.128 encoded version)**

DEST[63:0] ← MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64] ← MIN(SRC1[127:64], SRC2[127:64])
DEST[MAX_VL-1:128] ← 0
MINPD (128-bit Legacy SSE version)
DEST[63:0] ← MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64] ← MIN(SRC1[127:64], SRC2[127:64])
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMINPD __m512d __mm512_min_pd(__m512d a, __m512d b);
VMINPD __m512d __mm512_mask_min_pd(__m512d s, __mmask8 k, __m512d a, __m512d b);
VMINPD __m512d __mm512_maskz_min_pd(__mmask8 k, __m512d a, __m512d b);
VMINPD __m512d __mm512_min_round_pd(__m512d a, __m512d b, int);
VMINPD __m512d __mm512_mask_min_round_pd(__mmask8 k, __m512d a, __m512d b, int);
VMINPD __m256d __mm256_min_pd(__m256d a, __m256d b);
VMINPD __m256d __mm256_maskz_min_pd(__mmask8 k, __m256d a, __m256d b);
VMINPD __m128d __mm128_min_pd(__m128d a, __m128d b);
VMINPD __m128d __mm128_maskz_min_pd(__mmask8 k, __m128d a, __m128d b);
VMINPD __m256d __mm256_min_pd(__m256d a, __m256d b);
VMINPD __m128d __mm128_min_pd(__m128d a, __m128d b);

SIMD Floating-Point Exceptions
Invalid (including QNaN Source Operand), Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
MINPS—Minimum of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 5D /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the minimum single-precision floating-point values between xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 5D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the minimum single-precision floating-point values between xmm2 and xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG 5D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the minimum single double-precision floating-point values between ymm2 and ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 5D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the minimum packed single-precision floating-point values between xmm2 and xmm3/m128/m32bcst and store result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 5D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Return the minimum packed single-precision floating-point values between ymm2 and ymm3/m256/m32bcst and store result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 5D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Return the minimum packed single-precision floating-point values between zmm2 and zmm3/m512/m32bcst and store result in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand. If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.
VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Operation

\[
\text{MIN}(\text{SRC1}, \text{SRC2})
\]

\[
\begin{align*}
\text{IF } (\text{SRC1} = 0.0) \text{ and } (\text{SRC2} = 0.0) \text{ THEN } & \text{DEST} \leftarrow \text{SRC2}; \\
\text{ELSE IF } (\text{SRC1} = \text{SNaN}) \text{ THEN } & \text{DEST} \leftarrow \text{SRC2}; \text{FI}; \\
\text{ELSE IF } (\text{SRC2} = \text{SNaN}) \text{ THEN } & \text{DEST} \leftarrow \text{SRC2}; \text{FI}; \\
\text{ELSE IF } (\text{SRC1} < \text{SRC2}) \text{ THEN } & \text{DEST} \leftarrow \text{SRC1}; \\
& \text{ELSE } \text{DEST} \leftarrow \text{SRC2}; \\
& \text{FI};
\end{align*}
\]

\text{VMINPS (EVEX encoded version)}

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

\text{FOR } j \leftarrow 0 \text{ TO } KL-1
\]

\[
i \leftarrow j \times 32
\]

\text{IF k1[j] OR *no writemask*}

\text{THEN}

\[
\text{IF } (\text{EVEX.b} = 1) \text{ AND } (\text{SRC2} \text{ is memory}*) \text{ THEN}
\]

\[
\text{THEN}
\]

\[
\text{DEST}[i+31:i] \leftarrow \text{MIN}(\text{SRC1}[i+31:i], \text{SRC2}[31:0])
\]

\[
\text{ELSE}
\]

\[
\text{DEST}[i+31:i] \leftarrow \text{MIN}(\text{SRC1}[i+31:i], \text{SRC2}[i+31:i])
\]

\[
& \text{FI};
\]

\[
\text{ELSE}
\]

\[
\text{IF *merging-masking*} \quad ; \text{merging-masking}
\]

\[
\text{THEN *DEST}[i+31:i] \text{ remains unchanged*}
\]

\[
\text{ELSE } \text{DEST}[i+31:i] \leftarrow 0 \quad ; \text{zeroing-masking}
\]

\[
& \text{FI}
\]

\[
\text{FI};
\]

\text{ENDFOR}

\text{DEST}[\text{MAX}_V_L-1:VL] \leftarrow 0

\text{VMINPS (VEX.256 encoded version)}

\text{DEST}[31:0] \leftarrow \text{MIN}(\text{SRC1}[31:0], \text{SRC2}[31:0])
\]

\text{DEST}[63:32] \leftarrow \text{MIN}(\text{SRC1}[63:32], \text{SRC2}[63:32])
\]

\text{DEST}[95:64] \leftarrow \text{MIN}(\text{SRC1}[95:64], \text{SRC2}[95:64])
\]

\text{DEST}[127:96] \leftarrow \text{MIN}(\text{SRC1}[127:96], \text{SRC2}[127:96])
\]

\text{DEST}[159:128] \leftarrow \text{MIN}(\text{SRC1}[159:128], \text{SRC2}[159:128])
\]

\text{DEST}[191:160] \leftarrow \text{MIN}(\text{SRC1}[191:160], \text{SRC2}[191:160])
\]

\text{DEST}[223:192] \leftarrow \text{MIN}(\text{SRC1}[223:192], \text{SRC2}[223:192])
\]

\text{DEST}[255:224] \leftarrow \text{MIN}(\text{SRC1}[255:224], \text{SRC2}[255:224])
**VMINPS (VEX.128 encoded version)**

DEST[31:0] ← MIN(SRC1[31:0], SRC2[31:0])
DEST[63:32] ← MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] ← MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] ← MIN(SRC1[127:96], SRC2[127:96])
DEST[MAX_VL-1:128] ← 0

**MINPS (128-bit Legacy SSE version)**

DEST[31:0] ← MIN(SRC1[31:0], SRC2[31:0])
DEST[63:32] ← MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] ← MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] ← MIN(SRC1[127:96], SRC2[127:96])
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VMINPS __m512 _mm512_min_ps(__m512 a, __m512 b);
VMINPS __m512 __mm512_mask_min_ps(__m512 s, __mmask16 k, __m512 a, __m512 b);
VMINPS __m512 __mm512_maskz_min_ps(__mmask16 k, __m512 a, __m512 b);
VMINPS __m512 __mm512_min_round_ps(__m512 a, __m512 b, int);
VMINPS __m512 __mm512_mask_min_round_ps(__m512 s, __mmask16 k, __m512 a, __m512 b, int);
VMINPS __m256 __mm256_min_ps(__m256 a, __m256 b);
VMINPS __m256 __mm256_mask_min_ps(__mmask8 k, __m256 a, __m256 b);
VMINPS __m128 __mm128_mask_min_ps(__mmask8 k, __m128 a, __m128 b);
VMINPS __m128 __mm128_min_ps(__m128 a, __m128 b);

**SIMD Floating-Point Exceptions**

Invalid (including QNaN Source Operand), Denormal

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
**MINSD—Return Minimum Scalar Double-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 5D /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the minimum scalar double-precision floating-point value between xmm2/m64 and xmm1.</td>
</tr>
<tr>
<td>MINSD xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F:WIG 5D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the minimum scalar double-precision floating-point value between xmm3/m64 and xmm2.</td>
</tr>
<tr>
<td>VMINSD xmm1, xmm2, xmm3/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F:W1 5D /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Return the minimum scalar double-precision floating-point value between xmm3/m64 and xmm2.</td>
</tr>
<tr>
<td>VMINSD xmm1 {k1}[z], xmm2, xmm3/m64{saе}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Compares the low double-precision floating-point values in the first source operand and the second source operand, and returns the minimum value to the low quadword of the destination operand. When the source operand is a memory operand, only the 64 bits are accessed.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, then SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second source) be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination operand is updated according to the writemask.

Software should ensure VMINSD is encoded with VEX.L=0. Encoding VMINSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation
MIN(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST  SRC2;
    ELSE IF (SRC1 = SNaN) THEN DEST  SRC2; FI;
    ELSE IF (SRC2 = SNaN) THEN DEST  SRC2; FI;
    ELSE IF (SRC1 < SRC2) THEN DEST  SRC1;
    ELSE DEST  SRC2;
    FI;
}

MINSD (EVEX encoded version)
IF k1[0] or *no writemask*
    THEN DEST[63:0]  MIN(SRC1[63:0], SRC2[63:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[63:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[63:0]  0
        FI;
    FI;
DEST[127:64]  SRC1[127:64]
DEST[MAX_VL-1:128]  0

MINSD (VEX.128 encoded version)
DEST[63:0]  MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64]  SRC1[127:64]
DEST[MAX_VL-1:128]  0

MINSD (128-bit Legacy SSE version)
DEST[63:0]  MIN(SRC1[63:0], SRC2[63:0])
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMINSD __m128d _mm_min_round_sd(__m128d a, __m128d b, int);
VMINSD __m128d _mm_mask_min_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VMINSD __m128d _mm_maskz_min_round_sd( __mmask8 k, __m128d a, __m128d b, int);
MINSD __m128d _mm_min_sd(__m128d a, __m128d b)

SIMD Floating-Point Exceptions
Invalid (including QNaN Source Operand), Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
**MINSS—Return Minimum Scalar Single-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Compares the low single-precision floating-point values in the first source operand and the second source operand and returns the minimum value to the low doubleword of the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN in either source operand be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAX_VL:32) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded version: The first source operand is an xmm register encoded by (E)VEX.vvvv. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low doubleword element of the destination operand is updated according to the writemask.

Software should ensure VMINSS is encoded with VEX.L=0. Encoding VMINSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.
**Operation**

MIN(SRC1, SRC2)

```
{ IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST ← SRC2;
  ELSE IF (SRC1 = SNaN) THEN DEST ← SRC2; FI;
  ELSE IF (SRC2 = SNaN) THEN DEST ← SRC2; FI;
  ELSE IF (SRC1 < SRC2) THEN DEST ← SRC1;
  ELSE DEST ← SRC2;
  FI;
}
```

**MINSS (EVEX encoded version)**

IF k1[0] or *no writemask*

```
THEN DEST[31:0] ← MIN(SRC1[31:0], SRC2[31:0])
ELSE
  IF *merging-masking* ; merging-masking
  THEN *DEST[31:0] remains unchanged*
  ELSE ; zeroing-masking
  THEN DEST[31:0] ← 0
  FI;
FI;
DEST[MAX_VL-1:128] ← 0
```

**VMINSS (VEX.128 encoded version)**

```
DEST[31:0] ← MIN(SRC1[31:0], SRC2[31:0])
DEST[MAX_VL-1:128] ← 0
```

**MINSS (128-bit Legacy SSE version)**

```
DEST[31:0] ← MIN(SRC1[31:0], SRC2[31:0])
DEST[MAX_VL-1:128] (Unmodified)
```

**Intel C/C++ Compiler Intrinsic Equivalent**

```
VMINSS __m128 _mm_min_round_ss( __m128 a, __m128 b, int);
VMINSS __m128 _mm_mask_min_round_ss( __m128 s, __mmask8 k, __m128 a, __m128 b, int);
VMINSS __m128 _mm_maskz_min_round_ss( __mmask8 k, __m128 a, __m128 b, int);
MINSS __m128 _mm_min_ss( __m128 a, __m128 b)
```

**SIMD Floating-Point Exceptions**

Invalid (Including QNaN Source Operand), Denormal

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
## MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 28 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move aligned packed double-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>MOVAPD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 29 /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move aligned packed double-precision floating-point values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>MOVAPD xmm2/m128, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W1G 28 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed double-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>VMOVAPD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W1G 29 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed double-precision floating-point values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VMOVAPD xmm2/m128, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F:W1G 28 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed double-precision floating-point values from ymm2/mem to ymm1.</td>
</tr>
<tr>
<td>VMOVAPD ymm1, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F:W1G 29 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed double-precision floating-point values from ymm1 to ymm2/mem.</td>
</tr>
<tr>
<td>VMOVAPD ymm2/m256, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F:W1 28 /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed double-precision floating-point values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPD xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F:W1 28 /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed double-precision floating-point values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPD ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F:W1 28 /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move aligned packed double-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPD zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F:W1 29 /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed double-precision floating-point values from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPD xmm2/m128 [k1][z], xmm1</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F:W1 29 /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed double-precision floating-point values from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPD ymm2/m256 [k1][z], ymm1</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F:W1 29 /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move aligned packed double-precision floating-point values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPD zmm2/m512 [k1][z], zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description

Moves 2, 4 or 8 double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM, YMM or ZMM register from an 128-bit, 256-bit or 512-bit memory location, to store the contents of an XMM, YMM or ZMM register into a 128-bit, 256-bit or 512-bit memory location, or to move data between two XMM, two YMM or two ZMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte (128-bit versions), 32-byte (256-bit version) or 64-byte (EVEX.512 encoded version) boundary or a general-protection exception (#GP) will be generated. For EVEX encoded versions, the operand must be aligned to the size of the memory operand. To move double-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

EVEX.512 encoded version:

Moves 512 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a ZMM register from a 512-bit float64 memory location, to store the contents of a ZMM register into a 512-bit float64 memory location, or to move data between two ZMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 64-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

VEX.256 and EVEX.256 encoded versions:

Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated. To move double-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

128-bit versions:

Moves 128 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.

(E)VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination ZMM register destination are zeroed.

Operation

VMOVAPD (EVEX encoded versions, register-copy form)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[i+63:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE DEST[i+63:i] ← 0 ; zeroing-masking
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
INSTRUCTION SET REFERENCE, A-Z

VMOVAPD (EVEX encoded versions, store-form)
KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[i+63:i]
  ELSE
    ELSE *DEST[i+63:i] remains unchanged* ; merging-masking
  FI;
ENDFOR;

VMOVAPD (EVEX encoded versions, load-form)
KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[i+63:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE DEST[i+63:i] ← 0 ; zeroing-masking
  FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VMOVAPD (VEX.256 encoded version, load - and register copy)
DEST[255:0] ← SRC[255:0]
DEST[MAX_VL-1:256] ← 0

VMOVAPD (VEX.256 encoded version, store-form)
DEST[255:0] ← SRC[255:0]

VMOVAPD (VEX.128 encoded version, load - and register copy)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] ← 0

MOVAPD (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] (Unmodified)

(V)MOVAPD (128-bit store-form version)
DEST[127:0] ← SRC[127:0]

Intel C/C++ Compiler Intrinsic Equivalent
VMOVAPD __m512d _mm512_load_pd(void * m);
VMOVAPD __m512d _mm512_mask_load_pd(__m512d s, __mmask8 k, void * m);
VMOVAPD __m512d _mm512_maskz_load_pd(__mmask8 k, void * m);
VMOVAPD void _mm512_store_pd(void * d, __m512d a);
VMOVAPD void _mm512_mask_store_pd(void * d, __mmask8 k, __m512d a);
VMOVAPD __m256d _mm256_load_pd(__m256d s, __mmask8 k, void * m);
VMOVAPD __m256d _mm256_mask_load_pd(__m256d s, __mmask8 k, void * m);
VMOVAPD __m256d _mm256_maskz_load_pd(__mmask8 k, void * m);
VMOVAPD void _mm256_mask_store_pd(void * d, __mmask8 k, __m256d a);
VMOVAPD __m128d _mm_mask_load_pd(__m128d s, __mmask8 k, void * m);
VMOVAPD __m128d _mm_maskz_load_pd(__mmask8 k, void * m);
VMOVAPD void _mm_mask_store_pd(void * d, __mmask8 k, __m128d a);
MOVAPD __m256d _mm256_load_pd(double * p);
MOVAPD void _mm256_store_pd(double * p, __m256d a);
MOVAPD __m128d _mm_load_pd(double * p);
MOVAPD void _mm_store_pd(double * p, __m128d a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type1.SSE2;
EVEX-encoded instruction, see Exceptions Type E1.

#UD If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.
MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 28 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>MOVAPS xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>0F 29 /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE</td>
<td>Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>MOVAPS xmm2/m128, xmm1</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VEX.128.0F:W1G 28 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>VMOVAPS xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VEX.128.0F:W1G 29 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>VMOVAPS xmm2/m128, xmm1</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VEX.256.0F:W1G 28 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>VMOVAPS ymm1, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to ymm2/mem.</td>
</tr>
<tr>
<td>VEX.256.0F:W1G 29 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>VMOVAPS ymm2/m256, ymm1</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to ymm2/mem.</td>
</tr>
<tr>
<td>EVEX.128.0F:W0 28 /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed single-precision floating-point values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPS xmm1 (k1){z}, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to ymm2 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F:W0 28 /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed single-precision floating-point values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPS ymm1 (k1){z}, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from ymm1 to ymm2 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F:W0 28 /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move aligned packed single-precision floating-point values from ymm2/m512 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPS zmm1 (k1){z}, zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from zmm1 to zmm2 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.0F:W0 29 /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed single-precision floating-point values from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPS xmm2/m128 (k1){z}, xmm1</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from xmm1 to xmm2 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F:W0 29 /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed single-precision floating-point values from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPS ymm2/m256 (k1){z}, ymm1</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from ymm1 to ymm2 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F:W0 29 /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move aligned packed single-precision floating-point values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
<tr>
<td>VMOVAPS zmm2/m512 (k1){z}, zmm1</td>
<td></td>
<td></td>
<td></td>
<td>Move aligned packed single-precision floating-point values from zmm1 to zmm2 using writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMr/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-RM</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-MR</td>
<td>ModRMr/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Moves 4, 8 or 16 single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM, YMM or ZMM register from an 128-bit,
256-bit or 512-bit memory location, to store the contents of an XMM, YMM or ZMM register into a 128-bit, 256-bit or 512-bit memory location, or to move data between two XMM, two YMM or two ZMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte (128-bit version), 32-byte (VEX.256 encoded version) or 64-byte (EVEX.512 encoded version) boundary or a general-protection exception (#GP) will be generated. For EVEX.512 encoded versions, the operand must be aligned to the size of the memory operand. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

EVEX.512 encoded version:
Moves 512 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a ZMM register from a 512-bit float32 memory location, to store the contents of a ZMM register into a float32 memory location, or to move data between two ZMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 64-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.

VEX.256 and EVEX.256 encoded version:
Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated.

128-bit versions:
Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.

(E)VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination ZMM register are zeroed.

Operation

VMOVAPS (EVEX encoded versions, register-copy form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC[i+31:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE DEST[i+31:i] ← 0 ; zeroing-masking
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VMOVAPS (EVEX encoded versions, store-form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC[i+31:i]
        ELSE *DEST[i+31:i] remains unchanged* ; merging-masking
    FI;
ENDFOR;

VMOVAPS (EVEX encoded versions, load-form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC[i+31:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*
            ELSE DEST[i+31:i] ← 0 ; zeroing-masking
            FI
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VMOVAPS (VEX.256 encoded version, load - and register copy)
DEST[255:0] ← SRC[255:0]
DEST[MAX_VL-1:256] ← 0

VMOVAPS (VEX.256 encoded version, store-form)
DEST[255:0] ← SRC[255:0]

VMOVAPS (VEX.128 encoded version, load - and register copy)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] ← 0

MOVAPS (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] (Unmodified)

(V)MOVAPS (128-bit store-form version)
DEST[127:0] ← SRC[127:0]

Intel C/C++ Compiler Intrinsic Equivalent
VMOVAPS __m512 _mm512_load_ps( void * m);
VMOVAPS __m512 __mm512_mask_load_ps( __m512 s, __mmask16 k, void * m);
VMOVAPS __m512 __mm512_maskz_load_ps( __mmask16 k, void * m);
VMOVAPS void __m512_store_ps( void * d, __m512 a);
VMOVAPS void __mm512_mask_store_ps( void * d, __mmask16 k, __m512 a);
VMOVAPS __m256 _mm256_load_ps( __m256 a, __mmask8 k, void * s);
VMOVAPS __m256 __mm256_mask_load_ps( __mmask8 k, void * s);
VMOVAPS void __mm256_mask_store_ps( void * d, __mmask8 k, __m256 a);
VMOVAPS __m128 _mm_mask_load_ps( __m128 a, __mmask8 k, void * s);
VMOVAPS __m128 __m_maskz_load_ps(__mmask8 k, void * s);
VMOVAPS void __m_maskz_store_ps(void * d, __mmask8 k, __m128 a);
MOVAPS __m256 __m256_load_ps(float * p);
MOVAPS void __m256_store_ps(float * p, __m256 a);
MOVAPS __m128 __m_load_ps(float * p);
MOVAPS void __m_store_ps(float * p, __m128 a);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type1.SSE; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instruction, see Exceptions Type E1.
### MOVD/MOVQ—Move Doubleword and Quadword

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 6E /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move doubleword from r/m32 to xmm1.</td>
</tr>
<tr>
<td>MOVD xmm1, r32/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 REX.W 0F 6E /r</td>
<td>MR</td>
<td>V/N.E.</td>
<td>SSE2</td>
<td>Move quadword from r/m64 to xmm1.</td>
</tr>
<tr>
<td>MOVQ xmm1, r64/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W0 6E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ xmm1, r32/m32</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move doubleword from r/m32 to xmm1.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1 6E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ xmm1, r64/m64</td>
<td>MR</td>
<td>V/N.E.</td>
<td>AVX</td>
<td>Move quadword from r/m64 to xmm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:W0 6E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ xmm1, r32/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F:W1 6E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ xmm1, r64/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 7E /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move doubleword from xmm1 register to r/m32.</td>
</tr>
<tr>
<td>MOVD r32/m32, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 REX.W 0F 7E /r</td>
<td>MR</td>
<td>V/N.E.</td>
<td>SSE2</td>
<td>Move quadword from xmm1 register to r/m64.</td>
</tr>
<tr>
<td>MOVD r64/m64, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W0 7E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ r32/m32, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W1 7E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ r64/m64, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F:W0 7E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ r32/m32, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F:W1 7E /r</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQ r64/m64, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

1. For this specific instruction, VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (w)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (w)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (w)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-MR</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (w)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description

MOVD/Q with XMM destination:
Moves a dword/qword integer from the source operand and stores it in the low 32/64-bits of the destination XMM register. The upper bits of the destination are zeroed. The source operand can be a 32/64-bit register or 32/64-bit memory location.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged. Qword operation requires the use of REX.W=1.
VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination register are zeroed. Qword operation requires the use of VEX.W=1.
EVEX.128 encoded version: Bits (MAX_VL-1:128) of the destination register are zeroed. Qword operation requires the use of EVEX.W=1.

MOVD/Q with 32/64 reg/mem destination:
Stores the low dword/qword of the source XMM register to 32/64-bit memory location or general-purpose register. Qword operation requires the use of REX.W=1, VEX.W=1, or EVEX.W=1.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
If VMOVQ or VMOVD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

Operation

MOVD (Legacy SSE version when destination is an XMM register)
DEST[31:0] ← SRC[31:0]
DEST[127:32] ← 0H
DEST[MAX_VL-1:128] (Unmodified)

VMOVD (VEX-encoded version when destination is an XMM register)
DEST[31:0] ← SRC[31:0]
DEST[MAX_VL-1:32] ← 0H

VMOVD (EVEX-encoded version when destination is an XMM register)
DEST[31:0] ← SRC[31:0]
DEST[511:32] ← 0H

MOVQ (Legacy SSE version when destination is an XMM register)
DEST[63:0] ← SRC[63:0]
DEST[127:64] ← 0H
DEST[MAX_VL-1:128] (Unmodified)

VMOVQ (VEX-encoded version when destination is an XMM register)
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0H

VMOVQ (EVEX-encoded version when destination is an XMM register)
DEST[63:0] ← SRC[63:0]
DEST[511:64] ← 0H

MOVD / VMOVD (when destination is not an XMM register)
DEST[31:0]← SRC[31:0]

MOVQ / VMOVQ (when destination is not an XMM register)
DEST[63:0]← SRC[63:0]
**Intel C/C++ Compiler Intrinsic Equivalent**

VMOVD __m128i __mm_cvtsi32_si128(int);
VMOVD int __mm_cvtsi128_si32(__m128i);
VMOVQ __m128i __mm_cvtsi64_si128(__int64);
VMOVQ __int64 __mm_cvtsi128_si64(__m128i);
VMOVQ __m128i __mm_loadl_epi64(__m128i * s);
VMOVQ void __mm_storel_epi64(__m128i * d, __m128i s);
MOVD __m128i __mm_cvtsi32_si128(int a)
MOVD int __mm_cvtsi128_si32(__m128i a)
MOVQ __m128i __mm_cvtsi64_si128(__int64 a)
MOVQ __int64 __mm_cvtsi128_si64(__m128i a)

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 5.
EVEX-encoded instruction, see Exceptions Type E9NF.

#UD If VEX.L = 1.
If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
 MovQ—Move Quadword

<table>
<thead>
<tr>
<th>Opcode Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 7E /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move quadword from xmm2/m64 to xmm1.</td>
</tr>
<tr>
<td>VEX.128.F3.0F:W1 7E /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move quadword from xmm2/m64 to xmm1.</td>
</tr>
<tr>
<td>VEX.128.F3.0F:W1 7E /r</td>
<td>T1S-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move quadword from xmm2/m64 to xmm1.</td>
</tr>
<tr>
<td>66 0F D6 /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move quadword from xmm2 register to xmm1/m64.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1 D6 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move quadword from xmm2 register to xmm1/m64.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1 D6 /r</td>
<td>T1S-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move quadword from xmm2 register to xmm1/m64.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Copies a quadword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be an XMM register or a 64-bit memory locations. This instruction can be used to move data between two XMM registers or between an XMM register and a 64-bit memory location. The instruction cannot be used to transfer data between memory locations.

When the source operand is an XMM register, the low quadword is moved; when the destination operand is an XMM register, the quadword is stored to the low quadword of the register, and the high quadword is cleared to all 0s.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

If VMOQ is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.
Operation

MOVQ (F3 0F 7E and 66 0F D6) with XMM register source and destination:
DEST[63:0] ← SRC[63:0]
DEST[127:64] ← 0
DEST[MAX_VL-1:128] (Unmodified)

VMOVQ (VEX.NDS.128.F3.0F 7E) with XMM register source and destination:
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0

VMOVQ (VEX.128.66.0F D6) with XMM register source and destination:
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0

VMOVQ (7E - EVEX encoded version) with XMM register source and destination:
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0

VMOVQ (D6 - EVEX encoded version) with XMM register source and destination:
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0

MOVQ (7E) with memory source:
DEST[63:0] ← SRC[63:0]
DEST[127:64] ← 0
DEST[MAX_VL-1:128] (Unmodified)

VMOVQ (7E - VEX.128 encoded version) with memory source:
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0

VMOVQ (7E - EVEX encoded version) with memory source:
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0

MOVQ (D6) with memory dest:
DEST[63:0] ← SRC[63:0]

VMOVQ (D6) with memory dest:
DEST[63:0] ← SRC2[63:0]

Intel C/C++ Compiler Intrinsic Equivalent
VMOVQ __m128i _mm_loadu_si64( void * s);
VMOVQ void _mm_storeu_si64( void * d, __m128i s);
MOVQ __m128i _mm_move_epi64(__m128i a);

SIMD Floating-Point Exceptions
None
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 5;
EVEX-encoded instruction, see Exceptions Type E9NF.
#UD
    If VEX.L = 1.
    If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.
MOVDDUP—Replicate Double FP Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 12 /r MOVDDUP xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE3</td>
<td>Move double-precision floating-point value from xmm2/m64 and duplicate into xmm1.</td>
</tr>
<tr>
<td>VEX.128.F2.0F:W1G 12 /r VMOVDDUP xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move double-precision floating-point value from xmm2/m64 and duplicate into xmm1.</td>
</tr>
<tr>
<td>VEX.256.F2.0F:W1G 12 /r VMOVDDUP ymm1, ymm2/m256</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move even indexed double-precision floating-point values from ymm2/mem and duplicate each element into ymm1.</td>
</tr>
<tr>
<td>EVEX.128.F2.0F:W1 12 /r VMOVDDUP xmm1 {k1}{z}, xmm2/m64</td>
<td>DUP-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move double-precision floating-point value from xmm2/m64 and duplicate each element into xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.F2.0F:W1 12 /r VMOVDDUP ymm1 {k1}{z}, ymm2/m256</td>
<td>DUP-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move even indexed double-precision floating-point values from ymm2/m256 and duplicate each element into ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.F2.0F:W1 12 /r VMOVDDUP zmm1 {k1}{z}, zmm2/m512</td>
<td>DUP-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move even indexed double-precision floating-point values from zmm2/m512 and duplicate each element into zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

Description

For 256-bit or higher versions: Duplicates even-indexed double-precision floating-point values from the source operand (the second operand) and into adjacent pair and store to the destination operand (the first operand).

For 128-bit versions: Duplicates the low double-precision floating-point value from the source operand (the second operand) and store to the destination operand (the first operand).

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding destination register are unchanged. The source operand is XMM register or a 64-bit memory location.

VEX.128 and EVEX.128 encoded version: Bits (MAX_VL-1:128) of the destination register are zeroed. The source operand is XMM register or a 64-bit memory location. The destination is updated conditionally under the writemask for EVEX version.

VEX.256 and EVEX.256 encoded version: Bits (MAX_VL-1:256) of the destination register are zeroed. The source operand is YMM register or a 256-bit memory location. The destination is updated conditionally under the writemask for EVEX version.

EVEX.512 encoded version: The destination is updated according to the writemask. The source operand is ZMM register or a 512-bit memory location.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
**Operation**

**VMOVDDUP (EVEX encoded versions)**

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

\[
\begin{align*}
\text{TMP\_SRC}[63:0] & \leftarrow \text{SRC}[63:0] \\
\text{TMP\_SRC}[127:64] & \leftarrow \text{SRC}[63:0] \\
\end{align*}
\]

**IF** VL >= 256

\[
\begin{align*}
\text{TMP\_SRC}[191:128] & \leftarrow \text{SRC}[191:128] \\
\text{TMP\_SRC}[255:192] & \leftarrow \text{SRC}[191:128] \\
\end{align*}
\]

**FI**;

**IF** VL >= 512

\[
\begin{align*}
\text{TMP\_SRC}[319:256] & \leftarrow \text{SRC}[319:256] \\
\text{TMP\_SRC}[383:320] & \leftarrow \text{SRC}[319:256] \\
\text{TMP\_SRC}[477:384] & \leftarrow \text{SRC}[477:384] \\
\text{TMP\_SRC}[511:484] & \leftarrow \text{SRC}[477:384] \\
\end{align*}
\]

**FI**;

**FOR** \( j \leftarrow 0 \) **TO** KL-1

\[
\begin{align*}
i & \leftarrow j \times 64 \\
\text{IF} \ k1[j] \text{ OR } \textit{no writemask} & \text{ THEN } \text{DEST}[i+63:i] \leftarrow \text{TMP\_SRC}[i+63:i] \\
\text{ELSE} & \text{ IF } \textit{merging-masking} & \text{ THEN } \text{DEST}[i+63:i] \text{ remains unchanged} \\
\text{ELSE} & \text{ ELSE } \textit{zeroing-masking} & \text{DEST}[i+63:i] \leftarrow 0 \\
\text{FI} & \text{FI} & \text{FI} \\
\end{align*}
\]

**ENDFOR**

\[
\text{DEST}[\text{MAX\_VL}-1:VL] \leftarrow 0
\]

**VMOVDDUP (VEX.256 encoded version)**

\[
\begin{align*}
\text{DEST}[63:0] & \leftarrow \text{SRC}[63:0] \\
\text{DEST}[127:64] & \leftarrow \text{SRC}[63:0] \\
\text{DEST}[191:128] & \leftarrow \text{SRC}[191:128] \\
\text{DEST}[255:192] & \leftarrow \text{SRC}[191:128] \\
\text{DEST}[\text{MAX\_VL}-1:256] & \leftarrow 0
\end{align*}
\]

**VMOVDDUP (VEX.128 encoded version)**

\[
\begin{align*}
\text{DEST}[63:0] & \leftarrow \text{SRC}[63:0] \\
\text{DEST}[127:64] & \leftarrow \text{SRC}[63:0] \\
\text{DEST}[\text{MAX\_VL}-1:128] & \leftarrow 0
\end{align*}
\]
MOVDDUP (128-bit Legacy SSE version)
DEST[63:0] ← SRC[63:0]
DEST[127:64] ← SRC[63:0]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMOVDDUP __m512d __m512d_movedup_pd(__m512d a);
VMOVDDUP __m512d __m512d_mask_movedup_pd(__m512d s, __mmask8 k, __m512d a);
VMOVDDUP __m256d __m256d_mask_movedup_pd(__m256d s, __mmask8 k, __m256d a);
VMOVDDUP __m256d __m256d_maskz_movedup_pd(__mmask8 k, __m256d a);
VMOVDDUP __m128d __m128d_mask_movedup_pd(__m128d s, __mmask8 k, __m128d a);
VMOVDDUP __m128d __m128d_maskz_movedup_pd(__mmask8 k, __m128d a);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 5;
EVEX-encoded instruction, see Exceptions Type E5NF.
#UD If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.
### MOVDQA, VMOVDQA32/64—Move Aligned Packed Integer Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 6F /r MOVDQA xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move aligned packed integer values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>66 0F 7F /r MOVDQA xmm2/m128, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move aligned packed integer values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1G 6F /r VMOVDQA xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed integer values from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>VEX.128.66.0F:W1G 7F /r VMOVDQA xmm2/m128, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed integer values from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VEX.256.66.0F:W1G 6F /r VMOVDQA ymm1, ymm2/m256</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed integer values from ymm2/mem to ymm1.</td>
</tr>
<tr>
<td>VEX.512.66.0F:W1G 6F /r VMOVDQA zmm1, zmm2/m512</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move aligned packed integer values from zmm2/mem to zmm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:W0 6F /r VMOVDQA32 xmm1 (k1)[z], xmm2/m128</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned packed doubleword integer values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F:W0 6F /r VMOVDQA32 ymm1 (k1)[z], ymm2/m256</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned packed doubleword integer values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F:W0 6F /r VMOVDQA32 zmm1 (k1)[z], zmm2/m512</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned packed doubleword integer values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:W0 7F /r VMOVDQA32 xmm2/m128 (k1)[z], xmm1</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned packed doubleword integer values from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F:W0 7F /r VMOVDQA32 ymm2/m256 (k1)[z], ymm1</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned packed doubleword integer values from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F:W0 7F /r VMOVDQA32 zmm2/m512 (k1)[z], zmm1</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned packed doubleword integer values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:W1 6F /r VMOVDQA64 xmm1 (k1)[z], xmm2/m128</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned quadword integer values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F:W1 6F /r VMOVDQA64 ymm1 (k1)[z], ymm2/m256</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move aligned quadword integer values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, A-Z

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F.W1 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move aligned packed quadword integer values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQDA64 zmm1 (k1)[z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F.W1 7F /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed quadword integer values from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQDA64 xmm2/m128 (k1)[z], xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F.W1 7F /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move aligned packed quadword integer values from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQDA64 ymm2/m256 (k1)[z], ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F.W1 7F /r</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move aligned packed quadword integer values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQDA64 zmm2/m512 (k1)[z], zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

EVEX encoded versions:

Moves 128, 256 or 512 bits of packed doubleword/quadword integer values from the source operand (the second operand) to the destination operand (the first operand). This instruction can be used to load a vector register from an int32/int64 memory location, to store the contents of a vector register into an int32/int64 memory location, or to move data between two ZMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16 (EVEX.128)/32(EVEX.256)/64(EVEX.512)-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVQDA instruction.

The destination operand is updated at 32-bit (VMOVQDA32) or 64-bit (VMOVQDA64) granularity according to the writemask.

VEX.256 encoded version:

Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVQDU instruction. Bits (MAX_VL-1:256) of the destination register are zeroed.

128-bit versions:

Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.
When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination register are zeroed.

**Operation**

**VMOVDQA32 (EVEX encoded versions, register-copy form)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
i ← j * 32
IF k1[j] OR *no writemask*
   THEN DEST[i+31:i] ← SRC[i+31:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+31:i] remains unchanged*
      ELSE  DEST[i+31:i] ← 0 ; zeroing-masking
      FI
   FI;
ENDDFOR

DEST[MAX_VL-1:VL] ← 0

**VMOVDQA32 (EVEX encoded versions, store-form)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
i ← j * 32
IF k1[j] OR *no writemask*
   THEN DEST[i+31:i] ← SRC[i+31:i]
   ELSE *DEST[i+31:i] remains unchanged* ; merging-masking
      FI;
ENDDFOR;

**VMOVDQA32 (EVEX encoded versions, load-form)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
i ← j * 32
IF k1[j] OR *no writemask*
   THEN DEST[i+31:i] ← SRC[i+31:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+31:i] remains unchanged*
      ELSE  DEST[i+31:i] ← 0 ; zeroing-masking
      FI
   FI;
ENDDFOR

DEST[MAX_VL-1:VL] ← 0
**VMOVDQA64 (EVEX encoded versions, register-copy form)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \leftarrow 0 \) TO KL-1

\( i \leftarrow j \times 64 \)

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+63:i] \leftarrow \text{SRC}[i+63:i] \)

ELSE

IF *merging-masking* ; merging-masking

THEN *\( \text{DEST}[i+63:i] \) remains unchanged* 

ELSE \( \text{DEST}[i+63:i] \leftarrow 0 \) ; zeroing-masking

FI

FI;

ENDFOR

\( \text{DEST}[\text{MAX}_V\text{L}-1:VL] \leftarrow 0 \)

**VMOVDQA64 (EVEX encoded versions, store-form)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \leftarrow 0 \) TO KL-1

\( i \leftarrow j \times 64 \)

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+63:i] \leftarrow \text{SRC}[i+63:i] \)

ELSE *\( \text{DEST}[i+63:i] \) remains unchanged* ; merging-masking

FI

ENDFOR;

**VMOVDQA64 (EVEX encoded versions, load-form)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \leftarrow 0 \) TO KL-1

\( i \leftarrow j \times 64 \)

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+63:i] \leftarrow \text{SRC}[i+63:i] \)

ELSE

IF *merging-masking* ; merging-masking

THEN *\( \text{DEST}[i+63:i] \) remains unchanged* 

ELSE \( \text{DEST}[i+63:i] \leftarrow 0 \) ; zeroing-masking

FI

FI;

ENDFOR

\( \text{DEST}[\text{MAX}_V\text{L}-1:VL] \leftarrow 0 \)

**VMOVDQA (VEX.256 encoded version, load-/and register copy)**

\( \text{DEST}[255:0] \leftarrow \text{SRC}[255:0] \)

\( \text{DEST}[\text{MAX}_V\text{L}-1:256] \leftarrow 0 \)

**VMOVDQA (VEX.256 encoded version, store-form)**

\( \text{DEST}[255:0] \leftarrow \text{SRC}[255:0] \)

**VMOVDQA (VEX.128 encoded version)**

\( \text{DEST}[127:0] \leftarrow \text{SRC}[127:0] \)

\( \text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0 \)

**VMOVDQA (128-bit load-/and register-copy-form Legacy SSE version)**

\( \text{DEST}[127:0] \leftarrow \text{SRC}[127:0] \)

\( \text{DEST}[\text{MAX}_V\text{L}-1:128] \) (Unmodified)
(V)MOVDAQ (128-bit store-form version)
DEST[127:0] ← SRC[127:0]

Intel C/C++ Compiler Intrinsic Equivalent

VMOVDAQD2 __m512i _mm512_load_epi32( void * sa);
VMOVDAQD2 __m512i _mm512_mask_load_epi32(__m512i s, __mmask16 k, void * sa);
VMOVDAQD2 __m512i _mm512_maskz_load_epi32( __mmask16 k, void * sa);
VMOVDAQD2 void _mm512_store_epi32(void * d, __m512i a);
VMOVDAQD2 void _mm512_mask_store_epi32(void * d, __mmask16 k, __m512i a);
VMOVDAQD2 __m256i _mm256_load_epi32( __m256i s, __mmask8 k, void * sa);
VMOVDAQD2 __m256i _mm256_mask_load_epi32(__m256i s, __mmask8 k, void * sa);
VMOVDAQD2 __m256i _mm256_maskz_load_epi32( __mmask8 k, void * sa);
VMOVDAQD2 void _mm256_store_epi32(void * d, __m256i a);
VMOVDAQD2 void _mm256_mask_store_epi32(void * d, __mmask8 k, __m256i a);
VMOVDAQD2 __m128i _mm128_load_epi32( __m128i s, __mmask8 k, void * sa);
VMOVDAQD2 __m128i _mm128_mask_load_epi32(__m128i s, __mmask8 k, void * sa);
VMOVDAQD2 __m128i _mm128_maskz_load_epi32( __mmask8 k, void * sa);
VMOVDAQD2 void _mm128_store_epi32(void * d, __m128i a);
VMOVDAQD2 void _mm128_mask_store_epi32(void * d, __mmask8 k, __m128i a);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type1.SSE2;
EVEX-encoded instruction, see Exceptions Type E1.

#UD If EVEX.vvvv != 1111B or VEX.vvvv != 111B.
## MOVDQU, VMODQU8/16/32/64—Move Unaligned Packed Integer Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 6F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move unaligned packed integer values from xmm2/m128 to xmm1.</td>
</tr>
<tr>
<td>MOVDQU xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F3 0F 7F /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move unaligned packed integer values from xmm1 to xmm2/m128.</td>
</tr>
<tr>
<td>MOVDQU xmm2/m128, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VMOVQU xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F3.0F:WlG 7F /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed integer values from xmm1 to xmm2/m128.</td>
</tr>
<tr>
<td>VMOVQU xmm2/m128, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.F3.0F:WlG 6F /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed integer values from ymm2/m256 to ymm1.</td>
</tr>
<tr>
<td>VMOVQU ymm1, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.F3.0F:WlG 7F /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed integer values from ymm1 to ymm2/m256.</td>
</tr>
<tr>
<td>VMOVQU ymm2/m256, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F2.0F:W0 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed byte integer values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUS xmm1 {k1}{z}, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F2.0F:W0 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed byte integer values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUS ymm1 {k1}{z}, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F2.0F:W0 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed byte integer values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUS zmm1 {k1}{z}, zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F2.0F:W0 7F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed byte integer values from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUS xmm2/m128 {k1}{z}, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F2.0F:W0 7F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed byte integer values from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUS ymm2/m256 {k1}{z}, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F2.0F:W0 7F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed byte integer values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUS zmm2/m512 {k1}{z}, zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F2.0F:W1 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed word integer values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUD xmm1 {k1}{z}, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F2.0F:W1 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed word integer values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUD ymm1 {k1}{z}, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F2.0F:W1 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed word integer values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUD zmm1 {k1}{z}, zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F2.0F:W1 7F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed word integer values from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUD xmm2/m128 {k1}{z}, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F2.0F:W1 7F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed word integer values from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUD ymm2/m256 {k1}{z}, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F2.0F:W1 7F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed word integer values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQUD zmm2/m512 {k1}{z}, zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Opcode/ Instruction</td>
<td>Op/En</td>
<td>64/32 bit Mode Support</td>
<td>CPUID Feature Flag</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>---------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>EVEX.128.F3.0F.W0 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed doubleword integer values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQDQU32 xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F.W0 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move unaligned packed doubleword integer values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQDQU32 ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F.W0 6F /r</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move unaligned packed doubleword integer values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVQDQU32 zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM<a href="w">reg</a></td>
<td>ModRM<a href="r">r/m</a></td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRM<a href="w">r/m</a></td>
<td>ModRM<a href="r">reg</a></td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-RM</td>
<td>ModRM<a href="w">reg</a></td>
<td>ModRM<a href="r">r/m</a></td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-MR</td>
<td>ModRM<a href="w">r/m</a></td>
<td>ModRM<a href="r">reg</a></td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

**EVEX encoded versions:**

Moves 128, 256 or 512 bits of packed byte/word/doubleword/quadword integer values from the source operand (the second operand) to the destination operand (first operand). This instruction can be used to load a vector...
register from a memory location, to store the contents of a vector register into a memory location, or to move data between two vector registers.

The destination operand is updated at 8-bit (VMOVDQU8), 16-bit (VMOVDQU16), 32-bit (VMOVDQU32), or 64-bit (VMOVDQU64) granularity according to the writemask.

**VEX.256 encoded version:**
Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

Bits (MAX_VL-1:256) of the destination register are zeroed.

**128-bit versions:**
Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

**128-bit Legacy SSE version:** Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned to any alignment without causing a general-protection exception (#GP) to be generated

**VEX.128 encoded version:** Bits (MAX_VL-1:128) of the destination register are zeroed.

**Operation**

**VMOVDQU8 (EVEX encoded versions, register-copy form)**

(\(K_L, V_L\) = (16, 128), (32, 256), (64, 512))

FOR \(j\) \(\leftarrow\) 0 TO \(K_L-1\)

\(i\) \(\leftarrow\) \(j \times 8\)

IF \(k_1[j]\) OR *no writemask*

THEN DEST[i+7:i] \(\leftarrow\) SRC[i+7:i]

ELSE

IF *merging-masking* ; merging-maskning

THEN *DEST[i+7:i] remains unchanged*

ELSE DEST[i+7:i] \(\leftarrow\) 0 ; zeroing-maskning

FI

FI;

ENDFOR

DEST[MAX_VL-1:VL] \(\leftarrow\) 0

**VMOVDQU8 (EVEX encoded versions, store-form)**

(\(K_L, V_L\) = (16, 128), (32, 256), (64, 512))

FOR \(j\) \(\leftarrow\) 0 TO \(K_L-1\)

\(i\) \(\leftarrow\) \(j \times 8\)

IF \(k_1[j]\) OR *no writemask*

THEN DEST[i+7:i] \(\leftarrow\) SRC[i+7:i]

ELSE *DEST[i+7:i] remains unchanged* ; merging-maskning

FI;

ENDFOR;

**VMOVDQU8 (EVEX encoded versions, load-form)**

(\(K_L, V_L\) = (16, 128), (32, 256), (64, 512))

FOR \(j\) \(\leftarrow\) 0 TO \(K_L-1\)

\(i\) \(\leftarrow\) \(j \times 8\)

IF \(k_1[j]\) OR *no writemask*

THEN DEST[i+7:i] \(\leftarrow\) SRC[i+7:i]
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST*[i+7:i] remains unchanged*
    ELSE  DEST*[i+7:i] \leftarrow 0 ; zeroing-masking
  FI
ENDFOR
DEST[\text{MAX}_V\text{L}-1:V\text{L}] \leftarrow 0

\textbf{VMOVQDU16 (EVEX encoded versions, register-copy form)}

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

\[\text{FOR } j \leftarrow 0 \text{ TO } KL-1\]
  \[i \leftarrow j \times 16\]
  IF k1[j] OR *no writemask*
    THEN DEST*[i+15:i] \leftarrow SRC*[i+15:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST*[i+15:i] remains unchanged*
        ELSE  DEST*[i+15:i] \leftarrow 0 ; zeroing-masking
      FI
  FI;
ENDFOR
DEST[\text{MAX}_V\text{L}-1:V\text{L}] \leftarrow 0

\textbf{VMOVQDU16 (EVEX encoded versions, store-form)}

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

\[\text{FOR } j \leftarrow 0 \text{ TO } KL-1\]
  \[i \leftarrow j \times 16\]
  IF k1[j] OR *no writemask*
    THEN DEST*[i+15:i] \leftarrow SRC*[i+15:i]
    ELSE *DEST*[i+15:i] remains unchanged* ; merging-masking
  FI;
ENDFOR;

\textbf{VMOVQDU16 (EVEX encoded versions, load-form)}

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

\[\text{FOR } j \leftarrow 0 \text{ TO } KL-1\]
  \[i \leftarrow j \times 16\]
  IF k1[j] OR *no writemask*
    THEN DEST*[i+15:i] \leftarrow SRC*[i+15:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST*[i+15:i] remains unchanged*
        ELSE  DEST*[i+15:i] \leftarrow 0 ; zeroing-masking
      FI
  FI;
ENDFOR
DEST[\text{MAX}_V\text{L}-1:V\text{L}] \leftarrow 0

\textbf{VMOVQDU32 (EVEX encoded versions, register-copy form)}

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

\[\text{FOR } j \leftarrow 0 \text{ TO } KL-1\]
  \[i \leftarrow j \times 32\]
IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← SRC[i+31:i]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
    ELSE DEST[i+31:i] ← 0 ; zeroing-masking
FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VMOVQW32 (EVEX encoded versions, store-form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC[i+31:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE DEST[i+31:i] ← 0 ; zeroing-masking
    FI
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VMOVQW32 (EVEX encoded versions, load-form)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC[i+31:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE DEST[i+31:i] ← 0 ; zeroing-masking
    FI
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VMOVQW64 (EVEX encoded versions, register-copy form)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← SRC[i+63:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE DEST[i+63:i] ← 0 ; zeroing-masking
    FI
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VMOVQW64 (EVEX encoded versions, store-form)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[i+63:i]
  ELSE *DEST[i+63:i] remains unchanged* ; merging-masking
    FI;
ENDFOR;

VMOVDQU64 (EVEX encoded versions, load-form)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[i+63:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
      ELSE DEST[i+63:i] ← 0 ; zeroing-masking
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VMOVDQU (VEX.256 encoded version, load - and register copy)
DEST[255:0] ← SRC[255:0]
DEST[MAX_VL-1:256] ← 0

VMOVDQU (VEX.256 encoded version, store-form)
DEST[255:0] ← SRC[255:0]

VMOVDQU (VEX.128 encoded version)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] ← 0

VMOVDQU (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] (Unmodified)

(V)MOVDQU (128-bit store-form version)
DEST[127:0] ← SRC[127:0]

Intel C/C++ Compiler Intrinsic Equivalent
VMOVDQU16 __m512i _mm512_mask_loadu_epi16(__m512i s, __mmask32 k, void * sa);
VMOVDQU16 __m512i _mm512_maskz_loadu_epi16( __mmask32 k, void * sa);
VMOVDQU16 void _mm512_mask_storeu_epi16(void * d, __mmask32 k, __m512i a);
VMOVDQU16 __m256i _mm256_mask_loadu_epi16(__m256i s, __mmask16 k, void * sa);
VMOVDQU16 __m256i _mm256_maskz_loadu_epi16( __mmask16 k, void * sa);
VMOVDQU16 void _mm256_mask_storeu_epi16(void * d, __mmask16 k, __m256i a);
VMOVDQU16 void _mm_mask_loadu_epi16(__m128i s, __mmask8 k, void * sa);
VMOVDQU16 __m128i _mm_maskz_loadu_epi16( __mmask8 k, void * sa);
VMOVDQU16 void _mm_mask_storeu_epi16(void * d, __mmask8 k, __m128i a);
VMOVDQU32 __m512i _mm512_loadu_epi32( void * sa);
VMOVQDQU32 __m512i __mm512_mask_loadu_epi32(__m512i s, __mmask16 k, void * sa);
VMOVQDQU32 __m512i __mm512_maskz_loadu_epi32(__mmask16 k, void * sa);
VMOVQDQU32 void __mm512_storeu_epi32(void * d, __m512i a);
VMOVQDQU32 void __mm512_mask_storeu_epi32(void * d, __mmask16 k, __m512i a);
VMOVQDQU32 __m256i __mm256_mask_loadu_epi32(__m256i s, __mmask8 k, void * sa);
VMOVQDQU32 __m256i __mm256_maskz_loadu_epi32(__mmask8 k, void * sa);
VMOVQDQU32 void __mm256_storeu_epi32(void * d, __m256i a);
VMOVQDQU32 void __mm256_mask_storeu_epi32(void * d, __mmask8 k, __m256i a);
VMOVQDQU32 __m128i __mm128_mask_loadu_epi32(__m128i s, __mmask8 k, void * sa);
VMOVQDQU32 __m128i __mm128_maskz_loadu_epi32(__mmask8 k, void * sa);
VMOVQDQU32 void __mm128_storeu_epi32(void * d, __m128i a);
VMOVQDQU32 void __mm128_mask_storeu_epi32(void * d, __mmask8 k, __m128i a);
VMOVQDQU64 __m512i __mm512_loadu_epi64(void * sa);
VMOVQDQU64 __m512i __mm512_mask_loadu_epi64(__m512i s, __mmask8 k, void * sa);
VMOVQDQU64 __m512i __mm512_maskz_loadu_epi64(__mmask8 k, void * sa);
VMOVQDQU64 void __mm512_storeu_epi64(void * d, __m512i a);
VMOVQDQU64 void __mm512_mask_storeu_epi64(void * d, __mmask8 k, __m512i a);
VMOVQDQU64 __m256i __mm256_mask_loadu_epi64(__m256i s, __mmask8 k, void * sa);
VMOVQDQU64 __m256i __mm256_maskz_loadu_epi64(__mmask8 k, void * sa);
VMOVQDQU64 void __mm256_storeu_epi64(void * d, __m256i a);
VMOVQDQU64 void __mm256_mask_storeu_epi64(void * d, __mmask8 k, __m256i a);
VMOVQDQU64 __m128i __mm128_mask_loadu_epi64(__m128i s, __mmask8 k, void * sa);
VMOVQDQU64 __m128i __mm128_maskz_loadu_epi64(__mmask8 k, void * sa);
VMOVQDQU64 void __mm128_storeu_epi64(void * d, __m128i a);
VMOVQDQU64 void __mm128_mask_storeu_epi64(void * d, __mmask8 k, __m128i a);
VMOVQDQU64 __m256i __mm256_mask_loadu_epi64(__m256i s, __mmask8 k, void * sa);
VMOVQDQU64 __m256i __mm256_maskz_loadu_epi64(__mmask8 k, void * sa);
VMOVQDQU64 void __mm256_storeu_epi64(void * d, __m256i a);
VMOVQDQU64 void __mm256_mask_storeu_epi64(void * d, __mmask8 k, __m256i a);
VMOVQDQU8 __m512i __mm512_mask_loadu_epi8(__m512i s, __mmask64 k, void * sa);
VMOVQDQU8 __m512i __mm512_maskz_loadu_epi8(__mmask64 k, void * sa);
VMOVQDQU8 void __mm512_mask_storeu_epi8(void * d, __mmask64 k, __m512i a);
VMOVQDQU8 __m256i __mm256_mask_loadu_epi8(__m256i s, __mmask32 k, void * sa);
VMOVQDQU8 __m256i __mm256_maskz_loadu_epi8(__mmask32 k, void * sa);
VMOVQDQU8 void __mm256_mask_storeu_epi8(void * d, __mmask32 k, __m256i a);
VMOVQDQU8 __m128i __mm128_mask_loadu_epi8(__m128i s, __mmask16 k, void * sa);
VMOVQDQU8 __m128i __mm128_maskz_loadu_epi8(__mmask16 k, void * sa);
VMOVQDQU8 void __mm128_mask_storeu_epi8(void * d, __mmask16 k, __m128i a);
MOVQDQU __m256i __mm256_loadu_si256(__m256i *p);
MOVQDQU __m256i __mm256_storeu_si256(__m256i *p, __m256i a);
MOVQDQU __m128i __mm128_loadu_si128(__m128i *p);
MOVQDQU __m128i __mm128_storeu_si128(__m128i *p, __m128i a);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4;
EVEX-encoded instruction, see Exceptions Type E4.nb.
#UD If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.
## MOVHLPS—Move Packed Single-Precision Floating-Point Values High to Low

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 12 /r MOVHLPS xmm1, xmm2</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Move two packed single-precision floating-point values from high quadword of xmm2 to low quadword of xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F:WIG 12 /r VMOVHLPS xmm1, xmm2, xmm3</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge two packed single-precision floating-point values from high quadword of xmm3 and low quadword of xmm2.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F:W0 12 /r VMOVHLPS xmm1, xmm2, xmm3</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Merge two packed single-precision floating-point values from high quadword of xmm3 and low quadword of xmm2.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

This instruction cannot be used for memory to register moves.

#### 128-bit two-argument form:
Moves two packed single-precision floating-point values from the high quadword of the second XMM argument (second operand) to the low quadword of the first XMM register (first argument). The quadword at bits 127:64 of the destination operand is left unchanged. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

#### 128-bit and EVEX three-argument form

Moves two packed single-precision floating-point values from the high quadword of the third XMM argument (third operand) to the low quadword of the destination (first operand). Copies the high quadword from the second XMM argument (second operand) to the high quadword of the destination (first operand). Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

If VMOVHLPS is encoded with VEX.L or EVEX.L’L= 1, an attempt to execute the instruction encoded with VEX.L or EVEX.L’L= 1 will cause an #UD exception.

### Operation

**MOVHLPS (128-bit two-argument form)**

DEST[63:0] ← SRC[127:64]  
DEST[MAX_VL-1:64] (Unmodified)

**VMOVHLPS (128-bit three-argument form - VEX & EVEX)**

DEST[63:0] ← SRC2[127:64]  
DEST[127:64] ← SRC1[127:64]  
DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

MOVHLPS _m128 _mm_movehl_ps(_m128 a, _m128 b)

### SIMD Floating-Point Exceptions

None

1. ModRM.MOD = 011B required
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 7; additionally
#UD If VEX.L = 1.
EVEX-encoded instruction, see Exceptions Type E7NM.128.
MOVHPD—Move High Packed Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 16 /r MOVHPD xmm1, m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move double-precision floating-point value from m64 to high quadword of xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 16 /r VMOVHPD xmm2, xmm1, m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge double-precision floating-point value from m64 and the low quadword of xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 16 /r VMOVHPD xmm2, xmm1, m64</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Merge double-precision floating-point value from m64 and the low quadword of xmm1.</td>
</tr>
<tr>
<td>66 0F 17 /r MOVHPD m64, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move double-precision floating-point value from high quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>VEX.128.66.0F.WIG 17 /r VMOVHPD m64, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move double-precision floating-point value from high quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>EVEX.128.66.0F.W1 17 /r VMOVHPD m64, xmm1</td>
<td>T1S-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move double-precision floating-point value from high quadword of xmm1 to m64.</td>
</tr>
</tbody>
</table>

InstructionOperand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>VEX.vvvv</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

This instruction cannot be used for register to register or memory to memory moves.

128-bit Legacy SSE load:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the high 64-bits of the destination XMM register. The lower 64-bits of the XMM register are preserved. Bits (MAX_VL-1:128) of the corresponding destination register are preserved.

VEX.128 & EVEX encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (the third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from the first source operand (second operand) are copied to the low 64-bits of the destination. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

128-bit store:

Stores a double-precision floating-point value from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVHPD (store) (VEX.128.66.0F 17 /r) is legal and has the same behavior as the existing 66 0F 17 store. For VMOVHPD (store) VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instruction will #UD.

If VMOVHPD is encoded with VEX.L or EVEX.L’L= 1, an attempt to execute the instruction encoded with VEX.L or EVEX.L’L= 1 will cause an #UD exception.
**Operation**

**MOVHPD (128-bit Legacy SSE load)**
- DEST[63:0] (Unmodified)
- DEST[127:64] ← SRC[63:0]
- DEST[MAX_VL-1:128] (Unmodified)

**VMOVHPD (VEX.128 & EVEX encoded load)**
- DEST[63:0] ← SRC1[63:0]
- DEST[127:64] ← SRC2[63:0]
- DEST[MAX_VL-1:128] ← 0

**VMOVHPD (store)**
- DEST[63:0] ← SRC[127:64]

**Intel C/C++ Compiler Intrinsic Equivalent**
- MOVHPD __m128d _mm_loadh_pd (__m128d a, double *p)
- MOVHPD void _mm_storeh_pd (double *p, __m128d a)

**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
Non-EVEX-encoded instruction, see Exceptions Type 5; additionally
- #UD If VEX.L = 1.
- EVEX-encoded instruction, see Exceptions Type E9NF.
MOVHPS—Move High Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 16 /r MOVHPS xmm1, m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Move two packed single-precision floating-point values from m64 to high quadword of xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 16 /r VMOVHPS xmm2, xmm1, m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge two packed single-precision floating-point values from m64 and the low quadword of xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 16 /r VMOVHPS xmm2, xmm1, m64</td>
<td>T2</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Merge two packed single-precision floating-point values from m64 and the low quadword of xmm1.</td>
</tr>
<tr>
<td>0F 17 /r MOVHPS m64, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>SSE</td>
<td>Move two packed single-precision floating-point values from high quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>VEX.128.0F.WIG 17 /r VMOVHPS m64, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move two packed single-precision floating-point values from high quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>EVEX.128.0F.W0 17 /r VMOVHPS m64, xmm1</td>
<td>T2-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move two packed single-precision floating-point values from high quadword of xmm1 to m64.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMr/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T2</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T2-MR</td>
<td>ModRMr/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

This instruction cannot be used for register to register or memory to memory moves.

**128-bit Legacy SSE load:**

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the high 64-bits of the destination XMM register. The lower 64-bits of the XMM register are preserved. Bits (MAX_VL-1:128) of the corresponding destination register are preserved.

**VEX.128 & EVEX encoded load:**

Loads two single-precision floating-point values from the source 64-bit memory operand (the third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from the first source operand (the second operand) are copied to the lower 64-bits of the destination. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

**128-bit store:**

Stores two packed single-precision floating-point values from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVHPS (store) (VEX.NDS.128.0F 17 /r) is legal and has the same behavior as the existing 0F 17 store. For VMOVHPS (store) VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instruction will #UD.

If VMOVHPS is encoded with VEX.L or EVEX.L‘L= 1, an attempt to execute the instruction encoded with VEX.L or EVEX.L‘L= 1 will cause an #UD exception.
Operation

**MOVHPS (128-bit Legacy SSE load)**
- DEST[63:0] (Unmodified)
- DEST[127:64] <- SRC[63:0]
- DEST[MAX_VL-1:128] (Unmodified)

**VMOVHPS (VEX.128 and EVEX encoded load)**
- DEST[63:0] <- SRC1[63:0]
- DEST[127:64] <- SRC2[63:0]
- DEST[MAX_VL-1:128] <- 0

**VMOVHPS (store)**
- DEST[63:0] <- SRC[127:64]

Intel C/C++ Compiler Intrinsic Equivalent

- MOVHPS __m128_mm_loadh_pi (__m128 a, __m64 *p)
- MOVHPS void_mm_storeh_pi (__m64 *p, __m128 a)

SIMD Floating-Point Exceptions

None

Other Exceptions

- Non-EVEX-encoded instruction, see Exceptions Type 5; additionally
  #UD If VEX.L = 1.
- EVEX-encoded instruction, see Exceptions Type E9NF.
MOVLHPS—Move Packed Single-Precision Floating-Point Values Low to High

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 16 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Move two packed single-precision floating-point values from low quadword of xmm2 to high quadword of xmm1.</td>
</tr>
<tr>
<td>MOVLHPS xmm1, xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 16 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge two packed single-precision floating-point values from low quadword of xmm3 and low quadword of xmm2.</td>
</tr>
<tr>
<td>VMOVHLPS xmm1, xmm2, xmm3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 16 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Merge two packed single-precision floating-point values from low quadword of xmm3 and low quadword of xmm2.</td>
</tr>
<tr>
<td>VMOVHLPS xmm1, xmm2, xmm3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (w)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>vvvv (r)</td>
<td>ModRMreg (w)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

This instruction cannot be used for memory to register moves.

#### 128-bit two-argument form:

Moves two packed single-precision floating-point values from the low quadword of the second XMM argument (second operand) to the high quadword of the first XMM register (first argument). The low quadword of the destination operand is left unchanged. Bits (MAX_VL-1:128) of the corresponding destination register are unmodified.

#### 128-bit three-argument forms:

Moves two packed single-precision floating-point values from the low quadword of the third XMM argument (third operand) to the high quadword of the destination (first operand). Copies the low quadword from the second XMM argument (second operand) to the low quadword of the destination (first operand). Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

If VMOVHLPS is encoded with VEX.L0 or EVEX.L= 1, an attempt to execute the instruction encoded with VEX.L or EVEX.L’= 1 will cause an #UD exception.

### Operation

**MOVLHPS (128-bit two-argument form)**

DEST[63:0] (Unmodified)

DEST[127:64] ← SRC[63:0]

DEST[MAX_VL-1:128] (Unmodified)

**VMOVHLPS (128-bit three-argument form - VEX & EVEX)**

DEST[63:0] ← SRC1[63:0]

DEST[127:64] ← SRC2[63:0]

DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

MOVLHPS __m128_mm_movehl_ps(__m128 a, __m128 b)

### SIMD Floating-Point Exceptions

None

1. ModRM.MOD = 011B required
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 7; additionally
#UD If VEX.L = 1.
EVEX-encoded instruction, see Exceptions Type E7NM.128.
MOVLPD—Move Low Packed Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 12 /r MOVLPD xmm1, m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move double-precision floating-point value from m64 to low quadword of xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 12 /r VMOVLPD xmm2, xmm1, m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge double-precision floating-point value from m64 and the high quadword of xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 12 /r VMOVLPD xmm2, xmm1, m64</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Merge double-precision floating-point value from m64 and the high quadword of xmm1.</td>
</tr>
<tr>
<td>66 0F 13/r MOVLPD m64, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move double-precision floating-point value from low quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>VEX.128.66.0F.WIG 13/r VMOVLPD m64, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move double-precision floating-point value from low quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>EVEX.128.66.0F.W1 13/r VMOVLPD m64, xmm1</td>
<td>T1S-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move double-precision floating-point value from low quadword of xmm1 to m64.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:r/m (r)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

This instruction cannot be used for register to register or memory to memory moves.

128-bit Legacy SSE load:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the low 64-bits of the destination XMM register. The upper 64-bits of the XMM register are preserved. Bits (MAX_VL-1:128) of the corresponding destination register are preserved.

VEX.128 & EVEX encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand), merges it with the upper 64-bits of the first source XMM register (second operand), and stores it in the low 128-bits of the destination XMM register (first operand). Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

128-bit store:

Stores a double-precision floating-point value from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVLPD (store) (VEX.128.66.0F 13 /r) is legal and has the same behavior as the existing 66 0F 13 store. For VMOVLPD (store) VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instruction will #UD.

If VMOVLPD is encoded with VEX.L or EVEX.L’L= 1, an attempt to execute the instruction encoded with VEX.L or EVEX.L’L= 1 will cause an #UD exception.
Operation

**MOVLPD (128-bit Legacy SSE load)**

DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] (Unmodified)

**VMOVLPD (VEX.128 & EVEX encoded load)**

DEST[63:0] ← SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

**VMOVLPD (store)**

DEST[63:0] ← SRC[63:0]

Intel C/C++ Compiler Intrinsic Equivalent

MOVLPD __m128d _mm_loadl_pd ( __m128d a, double *p)
MOVLPD void _mm_storl_pd (double *p, __m128d a)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type S; additionally
#UD If VEX.L = 1.
EVEX-encoded instruction, see Exceptions Type E9NF.
MOVLP — Move Low Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 12 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Move two packed single-precision floating-point values from m64 to low quadword of xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 12 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge two packed single-precision floating-point values from m64 and the high quadword of xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.WO 12 /r</td>
<td>T2</td>
<td>V/V</td>
<td>AVX.S</td>
<td>Merge two packed single-precision floating-point values from m64 and the high quadword of xmm1.</td>
</tr>
<tr>
<td>0F 13 /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE</td>
<td>Move two packed single-precision floating-point values from low quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>VEX.128.0F.WIG 13/r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move two packed single-precision floating-point values from low quadword of xmm1 to m64.</td>
</tr>
<tr>
<td>EVEX.128.0F.WO 13/r</td>
<td>T2-MR</td>
<td>V/V</td>
<td>AVX.S</td>
<td>Move two packed single-precision floating-point values from low quadword of xmm1 to m64.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv</td>
<td>ModRMreg (r)</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (r)</td>
<td>VEX.vvvv</td>
<td>ModRMreg (w)</td>
</tr>
<tr>
<td>T2</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (r)</td>
<td>VEX.vvvv</td>
<td>ModRMreg (w)</td>
</tr>
<tr>
<td>T2-MR</td>
<td>ModRMreg (w)</td>
<td>ModRMreg (r)</td>
<td>VEX.vvvv</td>
<td>ModRMreg (w)</td>
</tr>
</tbody>
</table>

**Description**

This instruction cannot be used for register to register or memory to memory moves.

**128-bit Legacy SSE load:**

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the low 64-bits of the destination XMM register. The upper 64-bits of the XMM register are preserved. Bits (MAX_VL-1:128) of the corresponding destination register are preserved.

**VEX.128 & EVEX encoded load:**

Loads two packed single-precision floating-point values from the source 64-bit memory operand (the third operand), merges them with the upper 64-bits of the first source operand (the second operand), and stores them in the low 128-bits of the destination register (the first operand). Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

**128-bit store:**

Loads two packed single-precision floating-point values from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVLP (store) (VEX.128.0F 13 /r) is legal and has the same behavior as the existing 0F 13 store. For VMOVLP (store) VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instruction will #UD.

If VMOVLP is encoded with VEX.L or EVEX.L= 1, an attempt to execute the instruction encoded with VEX.L or EVEX.L’L= 1 will cause an #UD exception.
Operation

MOVLP S (128-bit Legacy SSE load)
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] (Unmodified)

VMOVLP S (VEX.128 & EVEX encoded load)
DEST[63:0] ← SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VMOVLP S (store)
DEST[63:0] ← SRC[63:0]

Intel C/C++ Compiler Intrinsic Equivalent
MOVLP S __m128 _mm_loadl_pi ( __m128 a, __m64 *p)
MOVLP S void _mm_storel_pi ( __m64 *p, __m128 a)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type S; additionally
UD If VEX.L = 1.
EVEX-encoded instruction, see Exceptions Type E9NF.
**MOVNTDQA—Load Double Quadword Non-Temporal Aligned Hint**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 2A r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Move double quadword from m128 to xmm1 using non-temporal hint if WC memory type.</td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 2A /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move double quadword from m128 to xmm using non-temporal hint if WC memory type.</td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 2A /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Move 256-bit data from m256 to ymm using non-temporal hint if WC memory type.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38 2A /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move 128-bit data from m128 to xmm using non-temporal hint if WC memory type.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38 2A /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move 256-bit data from m256 to ymm using non-temporal hint if WC memory type.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 2A /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move 512-bit data from m512 to zmm using non-temporal hint if WC memory type.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

MOVNTDQA loads a double quadword from the source operand (second operand) to the destination operand (first operand) using a non-temporal hint if the memory source is WC (write combining) memory type. For WC memory type, the nontemporal hint may be implemented by loading a temporary internal buffer with the equivalent of an aligned cache line without filling this data to the cache. Any memory-type aliased lines in the cache will be snooped and flushed. Subsequent MOVNTDQA reads to unread portions of the WC cache line will receive data from the temporary internal buffer if data is available. The temporary internal buffer may be flushed by the processor at any time for any reason, for example:

- A load operation other than a MOVNTDQA which references memory already resident in a temporary internal buffer.
- A non-WC reference to memory already resident in a temporary internal buffer.
- Interleaving of reads and writes to a single temporary internal buffer.
- Repeated (V)MOVNTDQA loads of a particular 16-byte item in a streaming line.
- Certain micro-architectural conditions including resource shortages, detection of a mis-speculation condition, and various fault conditions

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when reading the data from memory. Using this protocol, the processor does not read the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being read can override the non-temporal hint, if the memory address specified for the non-temporal read is not a WC memory region. Information on non-temporal reads and

---

1. ModRM.MOD = 011B required
writes can be found in “Caching of Temporal vs. Non-Temporal Data” in Chapter 10 in the Intel® 64 and IA-32 Architecture Software Developer’s Manual, Volume 3A.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with a MFENCE instruction should be used in conjunction with MOVNDQA instructions if multiple processors might use different memory types for the referenced memory locations or to synchronize reads of a processor with writes by other agents in the system. A processor’s implementation of the streaming load hint does not override the effective memory type, but the implementation of the hint is processor dependent. For example, a processor implementation may choose to ignore the hint and process the instruction as a normal MOVDQA for any memory type. Alternatively, another implementation may optimize cache reads generated by MOVDQA on WB memory type to reduce cache evictions.

The 128-bit (V)MOVNDQA addresses must be 16-byte aligned or the instruction will cause a #GP.
The 256-bit VMOVNDQA addresses must be 32-byte aligned or the instruction will cause a #GP.
The 512-bit VMOVNDQA addresses must be 64-byte aligned or the instruction will cause a #GP.

Operation

\[
\text{MOVNDQA (128-bit Legacy SSE form)} \\
\text{DEST} \leftarrow \text{SRC} \\
\text{DEST}[\text{MAX}_V\text{L-1:128}] \text{ (Unmodified)}
\]

\[
\text{VMOVNDQA (VEX.128 and EVEX.128 encoded form)} \\
\text{DEST} \leftarrow \text{SRC} \\
\text{DEST}[\text{MAX}_V\text{L-1:128}] \leftarrow 0
\]

\[
\text{VMOVNDQA (VEX.256 and EVEX.256 encoded forms)} \\
\text{DEST}[255:0] \leftarrow \text{SRC}[255:0] \\
\text{DEST}[\text{MAX}_V\text{L-1:256}] \leftarrow 0
\]

\[
\text{VMOVNDQA (EVEX.512 encoded form)} \\
\text{DEST}[511:0] \leftarrow \text{SRC}[511:0]
\]

\[
\text{Intel C/C++ Compiler Intrinsic Equivalent} \\
\text{VMOVNDQA __m512i _mm512_stream_load_si512(void * p);} \\
\text{MOVNDQA __m128i _mm_stream_load_si128 (__m128i *p);} \\
\text{VMOVNDQA __m256i _mm_stream_load_si256 (__m256i *p);} \\
\]

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 1;
EVEX-encoded instruction, see Exceptions Type E1NF.

#UD If VEX.vvvv ! = 1111B or EVEX.vvvv ! = 1111B.

MOVNTDQ—Store Packed Integers Using Non-Temporal Hint

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F E7 /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move packed integer values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
<td>VEX.128.66.0F.WIG E7 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move packed integer values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
<td>VEX.256.66.0F.WIG E7 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move packed integer values in ymm1 to m256 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.128.66.0F.E7 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move packed integer values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.256.66.0F.E7 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move packed integer values in ymm1 to m256 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.512.66.0F.W0 E7 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move packed integer values in zmm1 to m512 using non-temporal hint.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MR</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Moves the packed integers in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register, YMM register or ZMM register, which is assumed to contain integer data (packed bytes, words, double-words, or quadwords). The destination operand is a 128-bit, 256-bit or 512-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version), 32-byte (VEX.256 encoded version) or 64-byte (512-bit version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with VMOVNTDQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

---

1. ModRM.MOD = 011B required
**Operation**

**VMOVNTDQ (EVEX encoded versions)**

VL = 128, 256, 512
DEST[VL-1:0] ← SRC[VL-1:0]
DEST[MAX_VL-1:VL] ← 0

**MOVNTDQ (Legacy and VEX versions)**

DEST ← SRC

**Intel C/C++ Compiler Intrinsic Equivalent**

VMOVNTDQ void _mm512_stream_si512(void * p, __m512i a);
VMOVNTDQ void _mm256_stream_si256 (__m256i * p, __m256i a);
MOVNTDQ void _mm_stream_si128 (__m128i * p, __m128i a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type1.SSE2;
EVEX-encoded instruction, see Exceptions Type E1NF.

#UD If VEX.vvvv ! = 1111B or EVEX.vvvv ! = 1111B.
MOVNTPD—Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 2B /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move packed double-precision values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
<td>VEX.128.66.0F:wG 2B /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move packed double-precision values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
<td>VEX.256.66.0F:wG 2B /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move packed double-precision values in ymm1 to m256 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:w1 2B /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Move packed double-precision values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.256.66.0F:w1 2B /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Move packed double-precision values in ymm1 to m256 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.512.66.0F:w1 2B /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move packed double-precision values in zmm1 to m512 using non-temporal hint.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding[^1]**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MR</td>
<td>ModRM[r/m (w)]</td>
<td>ModRM[reg (r)]</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM[r/m (w)]</td>
<td>ModRM[reg (r)]</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Moves the packed double-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register, YMM register or ZMM register, which is assumed to contain packed double-precision, floating-pointing data. The destination operand is a 128-bit, 256-bit or 512-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version), 32-byte (VEX.256 encoded version) or 64-byte (EVEX.512 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPD instructions if multiple processors might use different memory types to read/write the destination memory locations.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

---

[^1]: ModRM.MOD = 011B required
**Operation**

**VMOVNTPD (EVEX encoded versions)**

VL = 128, 256, 512

\[ \text{DEST}[\text{VL-1:0}] \leftarrow \text{SRC}[\text{VL-1:0}] \]

\[ \text{DEST}[\text{MAX_VL-1:VL}] \leftarrow 0 \]

**MOVNTPD (Legacy and VEX versions)**

\[ \text{DEST} \leftarrow \text{SRC} \]

**Intel C/C++ Compiler Intrinsic Equivalent**

VMOVNTPD void _mm512_stream_pd(double * p, __m512d a);

VMOVNTPD void _mm256_stream_pd (double * p, __m256d a);

MOVNTPD void _mm_stream_pd (double * p, __m128d a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type1.SSE2;

EVEX-encoded instruction, see Exceptions Type E1NF.

#UD \quad \text{If VEX.vvvv} \neq 1111B \text{ or EVEX.vvvv} \neq 1111B.
MOVNTPS—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 2B /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE</td>
<td>Move packed single-precision values xmm1 to mem using non-temporal hint.</td>
</tr>
<tr>
<td>VEX.128.0F:W1G 2B /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move packed single-precision values xmm1 to mem using non-temporal hint.</td>
</tr>
<tr>
<td>VEX.256.0F:W1G 2B /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move packed single-precision values ymm1 to mem using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.128.66.0F:W0 2B /r</td>
<td>FVM</td>
<td>V/V, VEX512VL, VEX512F</td>
<td>AVX512VL</td>
<td>Move packed single-precision values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.256.66.0F:W0 2B /r</td>
<td>FVM</td>
<td>V/V, VEX512VL, VEX512F</td>
<td>AVX512VL</td>
<td>Move packed single-precision values in ymm1 to m256 using non-temporal hint.</td>
</tr>
<tr>
<td>EVEX.512.0F:W0 2B /r</td>
<td>FVM</td>
<td>V/V, VEX512VL, VEX512F</td>
<td>AVX512VL</td>
<td>Move packed single-precision values in zmm1 to m512 using non-temporal hint.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MR</td>
<td>ModRM:rr/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:rr/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Moves the packed single-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register, YMM register or ZMM register, which is assumed to contain packed single-precision, floating-pointing. The destination operand is a 128-bit, 256-bit or 512-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version), 32-byte (VEX.256 encoded version) or 64-byte (EVEX.512 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the IA-32 Intel Architecture Software Developer’s Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPS instructions if multiple processors might use different memory types to read/write the destination memory locations.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

1. ModRM.MOD = 011B required
Operation

VMOVNTPS (EVEX encoded versions)
VL = 128, 256, 512
DEST[VL-1:0] ← SRC[VL-1:0]
DEST[MAX_VL-1:VL] ← 0

MOVNTPS
DEST ← SRC

Intel C/C++ Compiler Intrinsic Equivalent
VMOVNTPS void _mm512_stream_ps(float * p, __m512d a);
MOVNTPS void _mm_stream_ps (float * p, __m128d a);
VMOVNTPS void _mm256_stream_ps (float * p, __m256 a);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type1.SSE; additionally
EVEX-encoded instruction, see Exceptions Type E1NF.
#UD If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
### MOVSD—Move or Merge Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUsID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 10 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move scalar double-precision floating-point value from xmm2 to xmm1 register.</td>
</tr>
<tr>
<td>MOVSD xmm1, xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F2 0F 10 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Load scalar double-precision floating-point value from m64 to xmm1 register.</td>
</tr>
<tr>
<td>MOVSD xmm1, m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F2 0F 11 /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move scalar double-precision floating-point value from xmm2 register to xmm1/m64.</td>
</tr>
<tr>
<td>MOVSD xmm1/m64, xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.LIG.F2.0F.W10 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge scalar double-precision floating-point value from xmm2 and xmm3 to xmm1 register.</td>
</tr>
<tr>
<td>VMOVSD xmm1, xmm2, xmm3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.LIG.F2.0F.W10 /r</td>
<td>XM</td>
<td>V/V</td>
<td>AVX</td>
<td>Load scalar double-precision floating-point value from m64 to xmm1 register.</td>
</tr>
<tr>
<td>VMOVSD xmm1, m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.LIG.F2.0F.W11 /r</td>
<td>MVR</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge scalar double-precision floating-point value from xmm2 and xmm3 registers to xmm1.</td>
</tr>
<tr>
<td>VMOVSD xmm1, xmm2, xmm3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.LIG.F2.0F.W11 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Store scalar double-precision floating-point value from xmm1 register to m64.</td>
</tr>
<tr>
<td>VMOVSD m64, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1/10 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Merge scalar double-precision floating-point value from xmm2 and xmm3 registers to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VMOVSD xmm1 [k1]{z}, xmm2, xmm3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F2.0F.W1/10 /r</td>
<td>T1S-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Load scalar double-precision floating-point value from m64 to xmm1 register under writemask k1.</td>
</tr>
<tr>
<td>VMOVSD xmm1 [k1]{z}, m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1/11 /r</td>
<td>MVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Merge scalar double-precision floating-point value from xmm2 and xmm3 registers to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VMOVSD xmm1 [k1]{z}, xmm2, xmm3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.F2.0F.W1/11 /r</td>
<td>T1S-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Store scalar double-precision floating-point value from xmm1 register to m64 under writemask k1.</td>
</tr>
<tr>
<td>VMOVSD m64 [k1], xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMr/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>XM</td>
<td>ModRM:reg (w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MVR</td>
<td>ModRMr/m (w)</td>
<td>vvvv (r)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-MR</td>
<td>ModRMr/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
**Description**

Moves a scalar double-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 64-bit memory locations. This instruction can be used to move a double-precision floating-point value to and from the low quadword of an XMM register and a 64-bit memory location, or to move a double-precision floating-point value between the low quadwords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

Legacy version: When the source and destination operands are XMM registers, bits MAX_VL:64 of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM register, the quadword at bits 127:64 of the destination operand is cleared to all 0s, bits MAX_VL:128 of the destination operand remains unchanged.

VEX and EVEX encoded register-register syntax: Moves a scalar double-precision floating-point value from the second source operand (the third operand) to the low quadword element of the destination operand (the first operand). Bits 127:64 of the destination operand are copied from the first source operand (the second operand). Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX and EVEX encoded memory store syntax: When the source operand is a memory location and destination operand is an XMM registers, bits MAX_VL:64 of the destination operand is cleared to all 0s.

EVEX encoded versions: The low quadword of the destination is updated according to the writemask.

Note: For VMOVSD (memory store and load forms), VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instruction will #UD.

**Operation**

**VMOVSD (EVEX.NDS.LIG.F2.0F 10 /r: VMOVSD xmm1, m64 with support for 32 registers)**

IF k1[0] or *no writemask*

THEN 
  DEST[63:0] ← SRC[63:0]
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
      THEN DEST[63:0] ← 0
  FI;
FI;
DEST[511:64] ← 0

**VMOVSD (EVEX.NDS.LIG.F2.0F 11 /r: VMOVSD m64, xmm1 with support for 32 registers)**

IF k1[0] or *no writemask*

THEN 
  DEST[63:0] ← SRC[63:0]
ELSE
  *DEST[63:0] remains unchanged* ; merging-masking
FI;

**VMOVSD (EVEX.NDS.LIG.F2.0F 11 /r: VMOVSD xmm1, xmm2, xmm3)**

IF k1[0] or *no writemask*

THEN 
  DEST[63:0] ← SRC2[63:0]
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
      THEN DEST[63:0] ← 0
  FI;
FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0
MOVSD (128-bit Legacy SSE version: MOVSD XMM1, XMM2)
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] (Unmodified)

VMOVSD (VEX.NDS.128.F2.0F 11 /r: VMOVSD xmm1, xmm2, xmm3)
DEST[63:0] ← SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, xmm2, xmm3)
DEST[63:0] ← SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, m64)
DEST[63:0] ← SRC[63:0]
DEST[MAX_VL-1:64] ← 0

MOVSD/VMOVSD (128-bit versions: MOVSD m64, xmm1 or VMOVSD m64, xmm1)
DEST[63:0] ← SRC[63:0]

MOVSD (128-bit Legacy SSE version: MOVSD XMM1, m64)
DEST[63:0] ← SRC[63:0]
DEST[127:64] ← 0
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMOVSD __m128d _mm_mask_load_sd(__m128d s, __mmask8 k, double * p);
VMOVSD __m128d _mm_maskz_load_sd( __mmask8 k, double * p);
VMOVSD __m128d _mm_mask_move_sd(__m128d sh, __mmask8 k, __m128d sl, __m128d a);
VMOVSD __m128d _mm_maskz_move_sd( __mmask8 k, __m128d s, __m128d a);
VMOVSD void _mm_mask_store_sd(double * p, __m128d k, __m128d s);
MOVSD __m128d _mm_load_sd (double *p)
MOVSD void _mm_store_sd (double *p,__m128d a)
MOVSD __m128d _mm_move_sd ( __m128d a, __m128d b)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 5; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instruction, see Exceptions Type E10.
MOVSHDUP—Replicate Single FP Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 16 /r MOVSHDUP xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE3</td>
<td>Move odd index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.</td>
</tr>
<tr>
<td>VEX.128.F3.0F:W1G 16 /r VMOVSHDUP xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move odd index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.</td>
</tr>
<tr>
<td>VEX.256.F3.0F:W1G 16 /r VMOVSHDUP ymm1, ymm2/m256</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move odd index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1.</td>
</tr>
<tr>
<td>EVEX.128.F3.0F:W0 16 /r VMOVSHDUP xmm1 {k1}{z}, xmm2/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move odd index single-precision floating-point values from xmm2/m128 and duplicate each element into xmm1 under writemask.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F:W0 16 /r VMOVSHDUP ymm1 {k1}{z}, ymm2/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Move odd index single-precision floating-point values from ymm2/m256 and duplicate each element into ymm1 under writemask.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F:W0 16 /r VMOVSHDUP zmm1 {k1}{z}, zmm2/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move odd index single-precision floating-point values from zmm2/m512 and duplicate each element into zmm1 under writemask.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Duplicates odd-indexed single-precision floating-point values from the source operand (the second operand) to adjacent element pair in the destination operand (the first operand). See Figure 5-27. The source operand is an XMM, YMM or ZMM register or 128, 256 or 512-bit memory location and the destination operand is an XMM, YMM or ZMM register.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination register are zeroed.

VEX.256 encoded version: Bits (MAX_VL-1:256) of the destination register are zeroed.

EVEX encoded version: The destination operand is updated at 32-bit granularity according to the writemask.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
Operation

**VMOVSHDUP (EVEX encoded versions)**

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

\(\text{TMP\_SRC}[31:0] \leftarrow \text{SRC}[63:32]\)
\(\text{TMP\_SRC}[63:32] \leftarrow \text{SRC}[63:32]\)
\(\text{TMP\_SRC}[95:64] \leftarrow \text{SRC}[127:96]\)
\(\text{TMP\_SRC}[127:96] \leftarrow \text{SRC}[127:96]\)

\(\text{IF } VL \geq 256\)

\(\text{TMP\_SRC}[159:128] \leftarrow \text{SRC}[191:160]\)
\(\text{TMP\_SRC}[191:160] \leftarrow \text{SRC}[191:160]\)
\(\text{TMP\_SRC}[223:192] \leftarrow \text{SRC}[255:224]\)
\(\text{TMP\_SRC}[255:224] \leftarrow \text{SRC}[255:224]\)

\(\text{FI;}\)
\(\text{IF } VL \geq 512\)

\(\text{TMP\_SRC}[287:256] \leftarrow \text{SRC}[319:288]\)
\(\text{TMP\_SRC}[319:288] \leftarrow \text{SRC}[319:288]\)
\(\text{TMP\_SRC}[351:320] \leftarrow \text{SRC}[383:352]\)
\(\text{TMP\_SRC}[383:352] \leftarrow \text{SRC}[383:352]\)
\(\text{TMP\_SRC}[415:384] \leftarrow \text{SRC}[447:416]\)
\(\text{TMP\_SRC}[447:416] \leftarrow \text{SRC}[447:416]\)
\(\text{TMP\_SRC}[479:448] \leftarrow \text{SRC}[511:480]\)
\(\text{TMP\_SRC}[511:480] \leftarrow \text{SRC}[511:480]\)

\(\text{FI;}\)
\(\text{FOR } j \leftarrow 0 \text{ TO } KL-1\)
\(\quad i \leftarrow j \times 32\)
\(\quad \text{IF } k1[j] \text{ OR } *\text{no writemask}*\)
\(\qquad \text{THEN } \text{DEST}[i+31:i] \leftarrow \text{TMP\_SRC}[i+31:i]\)
\(\quad \text{ELSE}\)
\(\qquad \text{IF } *\text{merging-masking}*\)
\(\qquad \text{THEN } *\text{DEST}[i+31:i] \text{ remains unchanged}*\)
\(\qquad \text{ELSE}\)
\(\qquad \text{DEST}[i+31:i] \leftarrow 0\)
\(\quad \text{FI}\)
\(\text{FI}\)
\(\text{ENDFOR}\)
\(\text{DEST}[\text{MAX\_VL}-1:VL] \leftarrow 0\)
VMOVSHDUP (VEX.256 encoded version)
DEST[31:0] ← SRC[63:32]
DEST[95:64] ← SRC[127:96]
DEST[127:96] ← SRC[127:96]
DEST[255:224] ← SRC[255:224]
DEST[MAX_VL-1:256] ← 0

VMOVSHDUP (VEX.128 encoded version)
DEST[31:0] ← SRC[63:32]
DEST[95:64] ← SRC[127:96]
DEST[127:96] ← SRC[127:96]
DEST[MAX_VL-1:128] ← 0

MOVSHDUP (128-bit Legacy SSE version)
DEST[31:0] ← SRC[63:32]
DEST[95:64] ← SRC[127:96]
DEST[127:96] ← SRC[127:96]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMOVSHDUP __m512 _mm512_movehdup_ps( __m512 a);
VMOVSHDUP __m512 _mm512_mask_movehdup_ps(__m512 s, __mmask16 k, __m512 a);
VMOVSHDUP __m512 _mm512_maskz_movehdup_ps( __mmask16 k, __m512 a);
VMOVSHDUP __m256 _mm256_mask_movehdup_ps(__m256 s, __mmask8 k, __m256 a);
VMOVSHDUP __m256 _mm256_maskz_movehdup_ps( __mmask8 k, __m256 a);
VMOVSHDUP __m128 _mm_mask_movehdup_ps(__m128 s, __mmask8 k, __m128 a);
VMOVSHDUP __m128 _mm_maskz_movehdup_ps( __mmask8 k, __m128 a);
VMOVSHDUP __m256 _mm256_movehdup_ps (__m256 a);
VMOVSHDUP __m128 _mm_movehdup_ps (__m128 a);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4;
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
#UD If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.
MOVSLDUP—Replicate Single FP Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 12 /r</td>
<td>A</td>
<td>V/V</td>
<td>SSE3</td>
<td>Move even index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.</td>
</tr>
<tr>
<td>MOVSLDUP xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.F3.0F:WIG 12 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move even index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.</td>
</tr>
<tr>
<td>VMOVSLDUP xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.F3.0F:WIG 12 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move even index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1.</td>
</tr>
<tr>
<td>VMOVSLDUP ymm1, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F:W0 12 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move even index single-precision floating-point values from xmm2/m128 and duplicate each element into xmm1 under writemask.</td>
</tr>
<tr>
<td>VMOVSLDUP xmm1 [k1]{z}, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F:W0 12 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move even index single-precision floating-point values from ymm2/m256 and duplicate each element into ymm1 under writemask.</td>
</tr>
<tr>
<td>VMOVSLDUP ymm1 [k1]{z}, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F:W0 12 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move even index single-precision floating-point values from zmm2/m512 and duplicate each element into zmm1 under writemask.</td>
</tr>
<tr>
<td>VMOVSLDUP zmm1 [k1]{z}, zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Duplicates even-indexed single-precision floating-point values from the source operand (the second operand). See Figure 5-28. The source operand is an XMM, YMM or ZMM register or 128, 256 or 512-bit memory location and the destination operand is an XMM, YMM or ZMM register.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination register are zeroed.

VEX.256 encoded version: Bits (MAX_VL-1:256) of the destination register are zeroed.

EVEX encoded version: The destination operand is updated at 32-bit granularity according to the writemask.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

Figure 5-28. MOVSLDUP Operation
Operation

VMOVSLDUP (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)
TMP_SRC[31:0] ← SRC[31:0]
TMP_SRC[63:32] ← SRC[31:0]
TMP_SRC[95:64] ← SRC[95:64]
TMP_SRC[127:96] ← SRC[95:64]

IF VL >= 256
  TMP_SRC[159:128] ← SRC[159:128]
FI;

IF VL >= 512
  TMP_SRC[287:256] ← SRC[287:256]
  TMP_SRC[319:288] ← SRC[287:256]
  TMP_SRC[351:320] ← SRC[351:320]
  TMP_SRC[479:448] ← SRC[479:448]
  TMP_SRC[511:480] ← SRC[479:448]
FI;

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← TMP_SRC[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VMOVSLDUP (VEX.256 encoded version)

DEST[31:0] ← SRC[31:0]
DEST[63:32] ← SRC[31:0]
DEST[95:64] ← SRC[95:64]
DEST[127:96] ← SRC[95:64]
DEST[159:128] ← SRC[159:128]
DEST[MAX_VL-1:256] ← 0

VMOVSLDUP (VEX.128 encoded version)

DEST[31:0] ← SRC[31:0]
DEST[63:32] ← SRC[31:0]
DEST[95:64] ← SRC[95:64]
DEST[127:96] ← SRC[95:64]
DEST[MAX_VL-1:128] ← 0
MOVSLDUP (128-bit Legacy SSE version)
DEST[31:0] ← SRC[31:0]
DEST[63:32] ← SRC[31:0]
DEST[95:64] ← SRC[95:64]
DEST[127:96] ← SRC[95:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMOVSLDUP __m512 _mm512_moveldup_ps( __m512 a);
VMOVSLDUP __m512 _mm512_mask_moveldup_ps(__m512 s, __mmask16 k, __m512 a);
VMOVSLDUP __m512 _mm512_maskz_moveldup_ps( __mmask16 k, __m512 a);
VMOVSLDUP __m256 _mm256_moveldup_ps (__m256 a);
VMOVSLDUP __m128 _mm_moveldup_ps (__m128 a);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4;
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
#UD If EVEX.vvvv != 1111B or VEX.vvvv != 1111B.
### MOVSS—Move or Merge Scalar Single-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 10 /r MOVSS xmm1, xmm2</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Merge scalar single-precision floating-point value from xmm2 to xmm1 register.</td>
</tr>
<tr>
<td>F3 0F 10 /r MOVSS xmm1, m32</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Load scalar single-precision floating-point value from m32 to xmm1 register.</td>
</tr>
<tr>
<td>VEX.NDS.LIG.F3.0F:wIG 10 /r VMOVSS xmm1, xmm2, xmm3</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register.</td>
</tr>
<tr>
<td>VEX.LIG.F3.0F:wIG 10 /r VMOVSS xmm1, xmm2, m32</td>
<td>XM</td>
<td>V/V</td>
<td>AVX</td>
<td>Load scalar single-precision floating-point value from m32 to xmm1 register.</td>
</tr>
<tr>
<td>F3 0F 11 /r MOVSS xmm2/m32, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>SSE</td>
<td>Move scalar single-precision floating-point value from xmm1 register to xmm2/m32.</td>
</tr>
<tr>
<td>VEX.NDS.LIG.F3.0F:wIG 11 /r VMOVSS xmm1, xmm2, xmm3</td>
<td>MVR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register.</td>
</tr>
<tr>
<td>VEX.LIG.F3.0F:wIG 11 /r VMOVSS xmm1, xmm2, m32</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move scalar single-precision floating-point value from xmm1 register to m32.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F:w0 10 /r VMOVSS xmm1 {k1}{z}, xmm2, xmm3</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register under writemask k1.</td>
</tr>
<tr>
<td>EVEX.LIG.F3.0F:w0 10 /r VMOVSS xmm1 {k1}{z}, m32</td>
<td>T1S-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single-precision floating-point values from m32 to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F:w0 11 /r VMOVSS xmm1 {k1}{z}, xmm2, xmm3</td>
<td>MVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register under writemask k1.</td>
</tr>
<tr>
<td>EVEX.LIG.F3.0F:w0 11 /r VMOVSS m32 {k1}, xmm1</td>
<td>T1S-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single-precision floating-point values from xmm1 to m32 under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMreg/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>XM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MVR</td>
<td>ModRMreg/m (w)</td>
<td>vvvv (r)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-MR</td>
<td>ModRMreg/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description

Moves a scalar single-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 32-bit memory locations. This instruction can be used to move a single-precision floating-point value to and from the low doubleword of an XMM register and a 32-bit memory location, or to move a single-precision floating-point value between the low doublewords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

Legacy version: When the source and destination operands are XMM registers, bits (MAX_VL-1:32) of the corresponding destination register are unmodified. When the source operand is a memory location and destination operand is an XMM registers, Bits (127:32) of the destination operand is cleared to all 0s, bits MAX_VL:128 of the destination operand remains unchanged.

VEX and EVEX encoded register-register syntax: Moves a scalar single-precision floating-point value from the second source operand (the third operand) to the low doubleword element of the destination operand (the first operand). Bits 127:32 of the destination operand are copied from the first source operand (the second operand). Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX and EVEX encoded memory load syntax: When the source operand is a memory location and destination operand is an XMM registers, bits MAX_VL:32 of the destination operand is cleared to all 0s.

EVEX encoded versions: The low doubleword of the destination is updated according to the writemask.

Note: For memory store form instruction “VMOVSS m32, xmm1”, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD. For memory store form instruction “VMOVSS mv {k1}, xmm1”, EVEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Software should ensure VMOVSS is encoded with VEX.L=0. Encoding VMOVSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

Operation

VMOVSS (EVEX.NDS.LIG.F3.0F.W0 11 /r when the source operand is memory and the destination is an XMM register)

IF k1[0] or *no writemask*
    THEN DEST[31:0] ← SRC[31:0]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31:0] remains unchanged* ; merging-masking
        ELSE ; zeroing-masking
            THEN DEST[31:0] ← 0
    FI;
FI;
DEST[511:32] ← 0

VMOVSS (EVEX.NDS.LIG.F3.0F.W0 10 /r when the source operand is an XMM register and the destination is memory)

IF k1[0] or *no writemask*
    THEN DEST[31:0] ← SRC[31:0]
ELSE
    *DEST[31:0] remains unchanged* ; merging-masking
Fi;

VMOVSS (EVEX.NDS.LIG.F3.0F.W0 10/11 /r where the source and destination are XMM registers)

IF k1[0] or *no writemask*
    THEN DEST[31:0] ← SRC2[31:0]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31:0] remains unchanged* ; merging-masking
        ELSE ; zeroing-masking
            THEN DEST[31:0] ← 0
    FI;
Fi;
[5-466 Ref. # 319433-023]

INSTRUCTION SET REFERENCE, A-Z

DEST[MAX_VL-1:128] ← 0

MOVSS (Legacy SSE version when the source and destination operands are both XMM registers)
DEST[31:0] ← SRC[31:0]
DEST[MAX_VL-1:32] (Unmodified)

VMOVSS (VEX.NDS.128.F3.0F 11 /r where the destination is an XMM register)
DEST[31:0] ← SRC2[31:0]
DEST[MAX_VL-1:128] ← 0

VMOVSS (VEX.NDS.128.F3.0F 10 /r where the source and destination are XMM registers)
DEST[31:0] ← SRC2[31:0]
DEST[MAX_VL-1:128] ← 0

VMOVSS (VEX.NDS.128.F3.0F 10 /r when the source operand is memory and the destination is an XMM register)
DEST[31:0] ← SRC[31:0]
DEST[MAX_VL-1:128] ← 0

MOVSS/VMOVSS (when the source operand is an XMM register and the destination is memory)
DEST[31:0] ← SRC[31:0]

MOVSS (Legacy SSE version when the source operand is memory and the destination is an XMM register)
DEST[31:0] ← SRC[31:0]
DEST[127:32] ← 0
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VMOVSS __m128 __mm_mask_load_ss(__m128 s, __mmask8 k, float * p);
VMOVSS __m128 __mm_maskz_load_ss( __mmask8 k, float * p);
VMOVSS __m128 __mm_mask_move_ss(__m128 sh, __mmask8 k, __m128 sl, __m128 a);
VMOVSS __m128 __mm_maskz_move_ss( __mmask8 k, __m128 s, __m128 a);
VMOVSS void _mm_mask_store_ss(float * p, __mmask8 k, __m128 a);
MOVSS __m128 __mm_load_ss(float * p)
MOVSS void_mm_store_ss(float * p, __m128 a)
MOVSS __m128 __mm_move_ss(__m128 a, __m128 b)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type S; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instruction, see Exceptions Type E10.

5-466 Ref. # 319433-023
## MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 10 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move unaligned packed double-precision floating-point from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>MOVUPD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 11 /r</td>
<td>MR</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move unaligned packed double-precision floating-point from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>MOVUPD xmm2/m128, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W1 10 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed double-precision floating-point from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVUPD xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W1 11 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed double-precision floating-point from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>VMOVUPD xmm2/m128 [k1][z], xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F:W1 10 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed double-precision floating-point from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVUPD ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F:W1 11 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed double-precision floating-point from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>VMOVUPD ymm2/m256 [k1][z], ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.512.66.0F:W1 10 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed double-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VMOVUPD zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.512.66.0F:W1 11 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed double-precision floating-point values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
<tr>
<td>VMOVUPD zmm2/m512 [k1][z], zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMreg/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM-MR</td>
<td>ModRMreg/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Note: VEX.vvvv and EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Ref. # 319433-023
**EVEX.512 encoded version:**
Moves 512 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a ZMM register from a float64 memory location, to store the contents of a ZMM register into a memory. The destination operand is updated according to the writemask.

**VEX.256 encoded version:**
Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. Bits (MAX_VL-1:256) of the destination register are zeroed.

**128-bit versions:**
Moves 128 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

**128-bit Legacy SSE version:** Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated.

**VEX.128 and EVEX.128 encoded versions:** Bits (MAX_VL-1:128) of the destination register are zeroed.

**Operation**

**VMOVUPD (EVEX encoded versions, register-copy form)**
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[i+63:i]
    ELSE
      IF *merging-mask* ; merging-mask
        THEN *DEST[i+63:i] remains unchanged*
      ELSE DEST[i+63:i] ← 0 ; zeroing-mask
      FI
  FI;
ENDFOR

**VMOVUPD (EVEX encoded versions, store-form)**
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← SRC[i+63:i]
    ELSE *DEST[i+63:i] remains unchanged* ; merging-mask
  FI;
ENDFOR;
VMOVUPD (EVEX encoded versions, load-form)

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

\(\text{FOR } j \leftarrow 0 \text{ TO } KL-1\)
\(i \leftarrow j \times 64\)
\(\text{IF } k1[j]\text{ OR } *\text{no writemask}*\)
\(\text{THEN } \text{DEST}[i+63:i] \leftarrow \text{SRC}[i+63:i]\)
\(\text{ELSE}\)
\(\text{IF } *\text{merging-masking}*\)
\(\text{THEN } *\text{DEST}[i+63:i] \text{ remains unchanged}*\)
\(\text{ELSE } \text{DEST}[i+63:i] \leftarrow 0\) ; zeroing-masking
\(\text{FI}\)
\(\text{FI};\)
\(\text{ENDFOR}\)
\(\text{DEST}[\text{MAX}_V L-1:V L] \leftarrow 0\)

VMOVUPD (VEX.256 encoded version, load - and register copy)
\(\text{DEST}[255:0] \leftarrow \text{SRC}[255:0]\)
\(\text{DEST}[\text{MAX}_V L-1:256] \leftarrow 0\)

VMOVUPD (VEX.256 encoded version, store-form)
\(\text{DEST}[255:0] \leftarrow \text{SRC}[255:0]\)

VMOVUPD (VEX.128 encoded version)
\(\text{DEST}[127:0] \leftarrow \text{SRC}[127:0]\)
\(\text{DEST}[\text{MAX}_V L-1:128] \leftarrow 0\)

MOVUPD (128-bit load- and register-copy- form Legacy SSE version)
\(\text{DEST}[127:0] \leftarrow \text{SRC}[127:0]\)
\(\text{DEST}[\text{MAX}_V L-1:128] \text{ (Unmodified)}\)

(V)MOVUPD (128-bit store-form version)
\(\text{DEST}[127:0] \leftarrow \text{SRC}[127:0]\)

Intel C/C++ Compiler Intrinsic Equivalent

VMOVUPD __m512d _mm512_loadu_pd( void * s);
VMOVUPD __m512d __m512_mask_loadu_pd(__m512d a, __mmask8 k, void * s);
VMOVUPD __m512d _mm512_maskz_loadu_pd( __mmask8 k, void * s);
VMOVUPD void __m512d_mm512_storeu_pd( void * d, __m512d a);
VMOVUPD void _mm512_mask_storeu_pd( void * d, __mmask8 k, __m512d a);
VMOVUPD __m256d __m256_mask_loadu_pd(__m256d s, __mmask8 k, void * m);
VMOVUPD __m256d __m256_maskz_loadu_pd( __mmask8 k, void * m);
VMOVUPD __m256d __m256_mask_storeu_pd( void * d, __mmask8 k, __m256d a);
VMOVUPD __m128d __m128_mask_loadu_pd(__m128d s, __mmask8 k, void * m);
VMOVUPD __m128d __m128_maskz_loadu_pd( __mmask8 k, void * m);
VMOVUPD __m128d __m128_mask_storeu_pd( void * d, __mmask8 k, __m128d a);
MOVUPD __m256d __m256_loadu_pd (double * p);
MOVUPD __m256d __m256_storeu_pd( double *p, __m256d a);
MOVUPD __m128d __m128_loadu_pd (double * p);
MOVUPD void __m128d_storeu_pd( double *p, __m128d a);

SIMD Floating-Point Exceptions

None
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
Note treatment of #AC varies; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instruction, see Exceptions Type E4.nb.
### MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 10 /r MOVUPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Move unaligned packed single-precision floating-point from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>0F 11 /r MOVUPS xmm2/m128, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>SSE</td>
<td>Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VEX.128.0F:W0 10 /r VMOVUPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed single-precision floating-point from xmm2/mem to xmm1.</td>
</tr>
<tr>
<td>VEX.128.0F:W0 11 /r VMOVUPS xmm2/m128, xmm1</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem.</td>
</tr>
<tr>
<td>VEX.256.0F:W0 10 /r VMOVUPS ymm1, ymm2/m256</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed single-precision floating-point from ymm2/mem to ymm1.</td>
</tr>
<tr>
<td>VEX.256.0F:W0 11 /r VMOVUPS ymm2/m256, ymm1</td>
<td>MR</td>
<td>V/V</td>
<td>AVX</td>
<td>Move unaligned packed single-precision floating-point from ymm1 to ymm2/mem.</td>
</tr>
<tr>
<td>EVEX.128.0F:W0 10 /r VMOVUPS xmm1 [k1]{z}, xmm2/m128</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed single-precision floating-point values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F:W0 10 /r VMOVUPS ymm1 [k1]{z}, ymm2/m256</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed single-precision floating-point values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F:W0 10 /r VMOVUPS zmm1 [k1]{z}, zmm2/m512</td>
<td>FVM-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move unaligned packed single-precision floating-point values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.0F:W0 11 /r VMOVUPS xmm2/m128 [k1]{z}, xmm1</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed single-precision floating-point values from xmm1 to xmm2/m128 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F:W0 11 /r VMOVUPS ymm2/m256 [k1]{z}, ymm1</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Move unaligned packed single-precision floating-point values from ymm1 to ymm2/m256 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F:W0 11 /r VMOVUPS zmm2/m512 [k1]{z}, zmm1</td>
<td>FVM-MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move unaligned packed single-precision floating-point values from zmm1 to zmm2/m512 using writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>MR</td>
<td>ModRMreg/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM-RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM-MR</td>
<td>ModRMreg/m (w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Note: VEX.vvvv and EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Ref. # 319433-023 5-471
**EVEX.512 encoded version:**
Moves 512 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a ZMM register from a 512-bit float32 memory location, to store the contents of a ZMM register into memory. The destination operand is updated according to the writemask.

**VEX.256 and EVEX.256 encoded versions:**
Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. Bits (MAX_VL-1:256) of the destination register are zeroed.

**128-bit versions:**
Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

**128-bit Legacy SSE version:** Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

**VEX.128 and EVEX.128 encoded versions:** Bits (MAX_VL-1:128) of the destination register are zeroed.

**Operation**

**VMOVUPS (EVEX encoded versions, register-copy form)**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

\[
\text{FOR } j \leftarrow 0 \text{ TO } KL-1
\]

\[
i \leftarrow j \times 32
\]

\[
\text{IF } \text{k1}[j] \text{ OR } \text{*no writemask*}
\]

\[
\text{THEN } \text{DEST}[i+31:i] \leftarrow \text{SRC}[i+31:i]
\]

\[
\text{ELSE}
\]

\[
\text{IF } \text{*merging-masking*} \\
\text{THEN } \text{DEST}[i+31:i] \text{ remains unchanged*} \\
\text{ELSE } \text{DEST}[i+31:i] \leftarrow 0 \quad ; \text{zeroing-masking}
\]

\[
\text{FI}
\]

\[
\text{FI};
\]

\[
\text{ENDFOR}
\]

\[
\text{DEST}[	ext{MAX}_\text{VL}-1:VL] \leftarrow 0
\]

**VMOVUPS (EVEX encoded versions, store-form)**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

\[
\text{FOR } j \leftarrow 0 \text{ TO } KL-1
\]

\[
i \leftarrow j \times 32
\]

\[
\text{IF } \text{k1}[j] \text{ OR } \text{*no writemask*}
\]

\[
\text{THEN } \text{DEST}[i+31:i] \leftarrow \text{SRC}[i+31:i]
\]

\[
\text{ELSE } \text{*DEST}[i+31:i] \text{ remains unchanged*} \\
\text{FI}
\]

\[
\text{ENDFOR}.
\]
VMOVUPS (EVEX encoded versions, load-form)

KL, VL = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← SRC[i+31:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE DEST[i+31:i] ← 0 ; zeroing-masking
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VMOVUPS (VEX.256 encoded version, load - and register copy)
DEST[255:0] ← SRC[255:0]
DEST[MAX_VL-1:256] ← 0

VMOVUPS (VEX.256 encoded version, store-form)
DEST[255:0] ← SRC[255:0]

VMOVUPS (VEX.128 encoded version)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] ← 0

MOVUPS (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] ← SRC[127:0]
DEST[MAX_VL-1:128] (Unmodified)

(V)MOVUPS (128-bit store-form version)
DEST[127:0] ← SRC[127:0]

Intel C/C++ Compiler Intrinsic Equivalent
VMOVUPS __m512 _mm512_loadu_ps( void * s);
VMOVUPS __m512 __m512_mask_loadu_ps(__m512 a, __mmask16 k, void * s);
VMOVUPS __m512 _mm512_mask_loadu_ps(__mmask16 k, void * s);
VMOVUPS void _mm512_storeu_ps( void * d, __m512 a);
VMOVUPS void _mm512_mask_storeu_ps(__mmask16 k, void * s);
VMOVUPS __m256 _mm256_loadu_ps(__m256 a, __mmask8 k, void * s);
VMOVUPS __m256 _mm256_mask_loadu_ps(__mmask8 k, void * s);
VMOVUPS void _mm256_mask_storeu_ps( void * d, __mmask8 k, __m256 a);
VMOVUPS __m128 _mm128_loadu_ps(__m128 a, __mmask8 k, void * s);
VMOVUPS __m128 _mm128_mask_loadu_ps(__mmask8 k, void * s);
VMOVUPS void _mm128_mask_storeu_ps( void * d, __mmask8 k, __m128 a);
MOVUPS m256_mm256_loadu_ps ( float * p);
MOVUPS void _mm256_storeu_ps( float *p, __m256 a);
MOVUPS m128_mm_loadu_ps ( float * p);
MOVUPS void _mm_storeu_ps( float *p, __m128 a);

SIMD Floating-Point Exceptions
None
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
Note treatment of #AC varies;
EVEX-encoded instruction, see Exceptions Type E4.nb.
#UD If EVEX.vvvv != 1111B or VEX.vvv != 1111B.
PSADBW—Compute Sum of Absolute Differences

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F F6 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F F6 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F F6 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Computes the absolute differences of the packed unsigned byte integers from ymm3 /m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG F6 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG F6 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Computes the absolute differences of the packed unsigned byte integers from ymm3 /m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:WIG F6 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Computes the absolute differences of the packed unsigned byte integers from zmm3 /m512 and zmm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the absolute value of the difference of packed groups of 8 unsigned byte integers from the second source operand and from the first source operand. The first 8 differences are summed to produce an unsigned word integer that is stored in the low word of the destination; the second 8 differences are summed to produce an unsigned word in bits 79:64 of the destination.

For 256-bit version, the third group of 8 differences are summed to produce an unsigned word in bits[143:128] of the destination register and the fourth group of 8 differences are summed to produce an unsigned word in bits[207:192] of the destination register. The remaining words of the destination are set to 0.

For 512-bit version, the fifth group result is stored in bits [271:256] of the destination. The result from the sixth group is stored in bits [335:320]. The results for the seventh and eighth group are stored respectively in bits [399:384] and bits [463:447], respectively. The remaining bits in the destination are set to 0.

128-bit Legacy SSE version: The first source operand and destination register are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.

VEX.128 and EVEX.128 encoded versions: The first source operand and destination register are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding ZMM register are zeroed.
INSTRUCTION SET REFERENCE, A-Z

VEX.256 and EVEX.256 encoded versions: The first source operand and destination register are YMM registers. The second source operand is an YMM register or a 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX.512 encoded version: The first source operand and destination register are ZMM registers. The second source operand is a ZMM register or a 512-bit memory location.

Operation

VPSADBW (EVEX encoded versions)

VL = 128, 256, 512

TEMP0 ← ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 1 through 15 *)

TEMP15 ← ABS(SRC1[127:120] - SRC2[127:120])

DEST[15:0] ← SUM(TEMP0:TEMP7)
DEST[63:16] ← 000000000000H
DEST[79:64] ← SUM(TEMP8:TEMP15)
DEST[127:80] ← 000000000000H

IF VL >= 256
(* Repeat operation for bytes 16 through 31*)

TEMP31 ← ABS(SRC1[255:248] - SRC2[255:248])

DEST[143:128] ← SUM(TEMP16:TEMP23)
DEST[191:144] ← 000000000000H
DEST[207:192] ← SUM(TEMP24:TEMP31)
DEST[223:208] ← 000000000000H

FI;

IF VL >= 512
(* Repeat operation for bytes 32 through 63*)

TEMP63 ← ABS(SRC1[511:504] - SRC2[511:504])

DEST[271:256] ← SUM(TEMP0:TEMP7)
DEST[319:272] ← 000000000000H
DEST[335:320] ← SUM(TEMP8:TEMP15)
DEST[383:336] ← 000000000000H
DEST[399:384] ← SUM(TEMP16:TEMP23)
DEST[447:400] ← 000000000000H
DEST[463:448] ← SUM(TEMP24:TEMP31)
DEST[511:464] ← 000000000000H

FI;

DEST[MAX_VL-1:VL] ← 0

VPSADBW (VEX.256 encoded version)

TEMP0 ← ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 2 through 30*)

TEMP31 ← ABS(SRC1[255:248] - SRC2[255:248])

DEST[15:0] ← SUM(TEMP0:TEMP7)
DEST[63:16] ← 000000000000H
DEST[79:64] ← SUM(TEMP8:TEMP15)
DEST[127:80] ← 000000000000H
DEST[143:128] ← SUM(TEMP16:TEMP23)
DEST[191:144] ← 000000000000H
DEST[207:192] ← SUM(TEMP24:TEMP31)
DEST[223:208] ← 000000000000H
DEST[MAX_VL-1:256] ← 0

5-476
VPSADBw (VEX.128 encoded version)
TEMP0 ← ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 2 through 14 *)
TEMP15 ← ABS(SRC1[127:120] - SRC2[127:120])
DEST[15:0] ← SUM(TEMP0:TEMP7)
DEST[63:16] ← 000000000000H
DEST[79:64] ← SUM(TEMP8:TEMP15)
DEST[127:80] ← 000000000000H
DEST[MAX_VL-1:128] ← 0

PSADBw (128-bit Legacy SSE version)
TEMP0 ← ABS(DEST[7:0] - SRC[7:0])
(* Repeat operation for bytes 2 through 14 *)
TEMP15 ← ABS(DEST[127:120] - SRC[127:120])
DEST[15:0] ← SUM(TEMP0:TEMP7)
DEST[63:16] ← 000000000000H
DEST[79:64] ← SUM(TEMP8:TEMP15)
DEST[127:80] ← 000000000000
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VPSADBW __m512i _mm512_sad_epu8( __m512i a, __m512i b)
(V)PSADBW __m128i _mm_sad_epu8(__m128i a, __m128i b)
VPSADBW __m256i _mm256_sad_epu8( __m256i a, __m256i b)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
MULPD—Multiply Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 59 /r MULPD xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Multiply packed double-precision floating-point values in xmm2/m128 with xmm1 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 59 /r VMULPD xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply packed double-precision floating-point values in xmm3/m128 with xmm2 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 59 /r VMULPD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply packed double-precision floating-point values in ymm3/m256 with ymm2 and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 59 /r VMULPD xmm1[1]{k}[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from xmm3/m128/m64bcst to xmm2 and store result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 59 /r VMULPD ymm1[1]{k}[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply packed double-precision floating-point values from ymm3/m256/m64bcst to ymm2 and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 59 /r VMULPD zmm1[1]{k}[z], zmm2, zmm3/m512/m64bcst{er}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed double-precision floating-point values in zmm3/m512/m64bcst with zmm2 and store result in zmm1.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction Operand Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op/En</td>
</tr>
<tr>
<td>RM</td>
</tr>
<tr>
<td>RVM</td>
</tr>
<tr>
<td>FV</td>
</tr>
</tbody>
</table>

**Description**

Multiply packed double-precision floating-point values from the first source operand with corresponding values in the second source operand, and stores the packed double-precision floating-point results in the destination operand.

**EVEX encoded versions:** The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. Bits (MAX_VL-1:256) of the corresponding destination ZMM register are zeroed.

**VEX.128 encoded version:** The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the destination YMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
VMULPD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1) AND SRC2 *is a register*

THEN

SET_RM(EVEX.RC);
ELSE

SET_RM(MXCSR.RM);
FI;

FOR j \leftarrow 0 TO KL-1

i \leftarrow j * 64

IF k1[j] OR *no writemask*

THEN

IF (EVEX.b = 1) AND (SRC2 *is memory*)

THEN

DEST[i+63:i] \leftarrow SRC1[i+63:i] * SRC2[63:0]
ELSE

DEST[i+63:i] \leftarrow SRC1[i+63:i] * SRC2[i+63:i]
FI;
ELSE

IF *merging-masking*

THEN *DEST[i+63:i] remains unchanged*
ELSE

DEST[i+63:i] \leftarrow 0
FI

ENDFOR

DEST[MAX_VL-1:VL] \leftarrow 0

VMULPD (VEX.256 encoded version)

DEST[63:0] \leftarrow SRC1[63:0] * SRC2[63:0]
DEST[127:64] \leftarrow SRC1[127:64] * SRC2[127:64]
DEST[MAX_VL-1:256] \leftarrow 0;

VMULPD (VEX.128 encoded version)

DEST[63:0] \leftarrow SRC1[63:0] * SRC2[63:0]
DEST[127:64] \leftarrow SRC1[127:64] * SRC2[127:64]
DEST[MAX_VL-1:128] (Unmodified)

MULPD (128-bit Legacy SSE version)

DEST[63:0] \leftarrow DEST[63:0] * SRC[63:0]
DEST[127:64] \leftarrow DEST[127:64] * SRC[127:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VMULPD __m512d _mm512_mul_pd(__m512d a, __m512d b);
VMULPD __m512d _mm512_mask_mul_pd(__m512d s, __mmask8 k, __m512d a, __m512d b);
VMULPD __m512d _mm512_maskz_mul_pd( __mmask8 k, __m512d a, __m512d b);
VMULPD __m512d _mm512_mul_round_pd(__m512d a, __m512d b, int);
VMULPD __m512d _mm512_mask_mul_round_pd(__m512d s, __mmask8 k, __m512d a, __m512d b, int);
VMULPD __m512d _mm512_maskz_mul_round_pd( __mmask8 k, __m512d a, __m512d b, int);
VMULPD __m256d _mm256_mul_pd (__m256d a, __m256d b);
MULPD __m128d _mm_mul_pd (__m128d a, __m128d b);

**SIMD Floating-Point Exceptions**
Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions**
Non-EVEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
MULPS—Multiply Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 59 /r RMM V/V SSE</td>
<td>MULPS xmm1, xmm2/m128</td>
<td>Multiply packed single-precision floating-point values in xmm2/m128 with xmm1 and store result in xmm1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 59 /r RVM V/V AVX</td>
<td>VMULPS xmm1,xmm2, xmm3/m128</td>
<td>Multiply packed single-precision floating-point values in xmm3/m128 with xmm2 and store result in xmm1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG 59 /r RVM V/V AVX</td>
<td>VMULPS ymm1, ymm2, ymm3/m256</td>
<td>Multiply packed single-precision floating-point values in ymm3/m256 with ymm2 and store result in ymm1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 59 /r FV V/V AVX512VL AVX512F</td>
<td>VMULPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>Multiply packed single-precision floating-point values from xmm3/m128/m32bcst to xmm2 and store result in xmm1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 59 /r FV V/V AVX512VL AVX512F</td>
<td>VMULPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>Multiply packed single-precision floating-point values from ymm3/m256/m32bcst to ymm2 and store result in ymm1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 59 /r FV V/V AVX512F</td>
<td>VMULPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst {er}</td>
<td>Multiply packed single-precision floating-point values in zmm3/m512/m32bcst with zmm2 and store result in zmm1.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Multiply the packed single-precision floating-point values from the first source operand with the corresponding values in the second source operand, and stores the packed double-precision floating-point results in the destination operand.

EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. Bits (MAX_VL-1:256) of the corresponding destination ZMM register are zeroed.

VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the destination YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.
Operation

**VMULPS (EVEX encoded version)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1) AND SRC2 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN
                    DEST[i+31:i] ← SRC1[i+31:i] * SRC2[31:0]
                ELSE
                    DEST[i+31:i] ← SRC1[i+31:i] * SRC2[i+31:i]
                FI;
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+31:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+31:i] ← 0
                FI
        FI
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VMULPS (VEX.256 encoded version)**

DEST[31:0] ← SRC1[31:0] * SRC2[31:0]
DEST[95:64] ← SRC1[95:64] * SRC2[95:64]
DEST[MAX_VL-1:256] ← 0;

**VMULPS (VEX.128 encoded version)**

DEST[31:0] ← SRC1[31:0] * SRC2[31:0]
DEST[95:64] ← SRC1[95:64] * SRC2[95:64]
DEST[MAX_VL-1:128] ← 0

**MULPS (128-bit Legacy SSE version)**

DEST[31:0] ← SRC1[31:0] * SRC2[31:0]
DEST[95:64] ← SRC1[95:64] * SRC2[95:64]
DEST[MAX_VL-1:128] (Unmodified)
Intel C/C++ Compiler Intrinsic Equivalent

VMULPS __m512 _mm512_mul_ps(__m512 a, __m512 b);
VMULPS __m512 _mm512_mask_mul_ps(__m512 s, __mmask16 k, __m512 a, __m512 b);
VMULPS __m512 _mm512_maskz_mul_ps(__mmask16 k, __m512 a, __m512 b);
VMULPS __m512 _mm512_mul_round_ps(__m512 a, __m512 b, int);
VMULPS __m512 _mm512_mask_mul_round_ps(__m512 s, __mmask16 k, __m512 a, __m512 b, int);
VMULPS __m512 _mm512_maskz_mul_round_ps(__mmask16 k, __m512 a, __m512 b, int);
VMULPS __m256 _mm256_mask_mul_ps(__m256 s, __mmask8 k, __m256 a, __m256 b);
VMULPS __m256 _mm256_maskz_mul_ps(__mmask8 k, __m256 a, __m256 b);
VMULPS __m128 _mm_mask_mul_ps(__m128 s, __mmask8 k, __m128 a, __m128 b);
VMULPS __m128 _mm_maskz_mul_ps(__mmask8 k, __m128 a, __m128 b);
MULPS __m128 _mm_mul_ps (__m128 a, __m128 b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 2.
EVEX-encoded instruction, see Exceptions Type E2.
### MULSD—Multiply Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 59 /r MULSD xmm1,xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Multiply the low double-precision floating-point value in xmm2/m64 by low double-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F:WIG 59 /r VMULSD xmm1,xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the low double-precision floating-point value in xmm3/m64 by low double-precision floating-point value in xmm2.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F:W1 59 /r VMULSD xmm1 {k1}{z}, xmm2, xmm3/m64 {er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply the low double-precision floating-point value in xmm3/m64 by low double-precision floating-point value in xmm2.</td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

#### Description

Multiplies the low double-precision floating-point value in the second source operand by the low double-precision floating-point value in the first source operand, and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source operand and the destination operands are XMM registers.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded version: The quadword at bits 127:64 of the destination operand is copied from the same bits of the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination operand is updated according to the writemask.

Software should ensure VMULSD is encoded with VEX.L=0. Encoding VMULSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VMULSD (EVEX encoded version)
IF (EVEX.b = 1) AND SRC2 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN DEST[63:0] ← SRC1[63:0] * SRC2[63:0]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[63:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[63:0] ← 0
            FI
        FI;
ENDIF
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VMULSD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0] * SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

MULSD (128-bit Legacy SSE version)
DEST[63:0] ← DEST[63:0] * SRC[63:0]
DEST[MAX_VL-1:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMULSD __m128d _mm_mask_mul_sd(__m128d s, __mmask8 k, __m128d a, __m128d b);
VMULSD __m128d _mm_maskz_mul_sd( __mmask8 k, __m128d a, __m128d b);
VMULSD __m128d _mm_mul_round_sd( __m128d a, __m128d b, int);
VMULSD __m128d _mm_mask_mul_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VMULSD __m128d _mm_maskz_mul_round_sd( __mmask8 k, __m128d a, __m128d b, int);
MULSD __m128d _mm_mul_sd( __m128d a, __m128d b)

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
MULSS—Multiply Scalar Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 59 /r MULSS xmm1,xmm2/m32</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Multiply the low single-precision floating-point value in xmm2/m32 by the low single-precision floating-point value in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F:W1G 59 /r VMULSS xmm1,xmm2, xmm3/m32</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the low single-precision floating-point value in xmm3/m32 by the low single-precision floating-point value in xmm2.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F:W0 59 /r VMULSS xmm1 {k1}{z}, xmm2, xmm3/m32 {er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply the low single-precision floating-point value in xmm3/m32 by the low single-precision floating-point value in xmm2.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Multiplies the low single-precision floating-point value from the second source operand by the low single-precision floating-point value in the first source operand, and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source operand and the destination operands are XMM registers.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAX_VL-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 and EVEX encoded version: The first source operand is an xmm register encoded by VEX.vvvv. The three high-order doublewords of the destination operand are copied from the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low doubleword element of the destination operand is updated according to the writemask.

Software should ensure VMULSS is encoded with VEX.L=0. Encoding VMULSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VMULSS (EVEX encoded version)
IF (EVEX.b = 1) AND SRC2 *is a register*
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN    DEST[31:0] ← SRC1[31:0] * SRC2[31:0]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[31:0] ← 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:128] ← 0

VMULSS (VEX.128 encoded version)
DEST[31:0] ← SRC1[31:0] * SRC2[31:0]
DEST[MAX_VL-1:128] ← 0

MULSS (128-bit Legacy SSE version)
DEST[31:0] ← DEST[31:0] * SRC[31:0]
DEST[MAX_VL-1:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VMULSS __m128 _mm_mask_mul_ss(__m128 s, __mmask8 k, __m128 a, __m128 b);
VMULSS __m128 _mm_maskz_mul_ss(__mmask8 k, __m128 a, __m128 b);
VMULSS __m128 _mm_mul_round_ss(__m128 a, __m128 b, int);
VMULSS __m128 _mm_mask_mul_round_ss(__mmask8 k, __m128 a, __m128 b, int);
VMULSS __m128 _mm_maskz_mul_round_ss(__mmask8 k, __m128 a, __m128 b, int);
MULSS __m128 _mm_mul_ss(__m128 a, __m128 b)

SIMD Floating-Point Exceptions
Underflow, Overflow, Invalid, Precision, Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
## ORPD—Bitwise Logical OR of Packed Double Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 56/r ORPD xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the bitwise logical OR of packed double-precision floating-point values in xmm1 and xmm2/mem</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F 56/r ORPD xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical OR of packed double-precision floating-point values in xmm2 and xmm3/mem</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F 56/r ORPD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical OR of packed double-precision floating-point values in ymm2 and ymm3/mem</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.w1 56/r ORPD xmm1[1]{k1}[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical OR of packed double-precision floating-point values in xmm2 and xmm3/m128/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.w1 56/r ORPD ymm1[1]{k1}[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical OR of packed double-precision floating-point values in ymm2 and ymm3/m256/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.w1 56/r ORPD zmm1[1]{k1}[z], zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical OR of packed double-precision floating-point values in zmm2 and zmm3/m512/m64bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a bitwise logical OR of the two, four or eight packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

**EVEX encoded versions:** The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

**VEX.256 encoded version:** The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.

### Operation

**VORPD (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b == 1) AND (SRC2 *is memory*)
        THEN
          DEST[i+63:j] ← SRC1[i+63:j] BITWISE OR SRC2[63:0]
        ELSE
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:j] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+63:j] ← 0
        FI
    FI
  ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VORPD (VEX.256 encoded version)**
DEST[63:0] ← SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] ← SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[MAX_VL-1:256] ← 0

**VORPD (VEX.128 encoded version)**
DEST[63:0] ← SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] ← SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[MAX_VL-1:128] ← 0

**ORPD (128-bit Legacy SSE version)**
DEST[63:0] ← DEST[63:0] BITWISE OR SRC[63:0]
DEST[127:64] ← DEST[127:64] BITWISE OR SRC[127:64]
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**
VORPD __m512d __mm512_or_pd (__m512d a, __m512d b);
VORPD __m512d __mm512_mask_or_pd (__m512d s, __mmask8 k, __m512d a, __m512d b);
VORPD __m512d __mm512_maskz_or_pd (__mmask8 k, __m512d a, __m512d b);
VORPD __m256d __mm256_or_pd (__m256d s, __mmask8 k, __m256d a, __m256d b);
VORPD __m256d __mm256_mask_or_pd (__mmask8 k, __m256d a, __m256d b);
VORPD __m256d __mm256_maskz_or_pd (__mmask8 k, __m256d a, __m256d b);
ORPD __m128d __mm_or_pd (__m128d s, __mmask8 k, __m128d a, __m128d b);
ORPD __m128d __mm_maskz_or_pd (__mmask8 k, __m128d a, __m128d b);
ORPD __m256d __mm256_or_pd (__m256d s, __mmask8 k, __m256d a, __m256d b);
ORPD __m256d __mm256_maskz_or_pd (__mmask8 k, __m256d a, __m256d b);

**SIMD Floating-Point Exceptions**
None
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
ORPS—Bitwise Logical OR of Packed Single Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 56 /r ORPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the bitwise logical OR of packed single-precision floating-point values in xmm1 and xmm2/mem</td>
</tr>
<tr>
<td>VEX.NDS.128.0F 56 /r VORPS xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical OR of packed single-precision floating-point values in xmm2 and xmm3/mem</td>
</tr>
<tr>
<td>VEX.NDS.256.0F 56 /r VORPS ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical OR of packed single-precision floating-point values in ymm2 and ymm3/mem</td>
</tr>
<tr>
<td>VEX.NDS.128.0F:w0 56 /r VORPS xmm1 (k1)[z], xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical OR of packed single-precision floating-point values in xmm2 and xmm3/m128/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F:w0 56 /r VORPS ymm1 (k1)[z], ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical OR of packed single-precision floating-point values in ymm2 and ymm3/m256/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>VEX.NDS.512.0F:w0 56 /r VORPS zmm1 (k1)[z], zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical OR of packed single-precision floating-point values in zmm2 and zmm3/m512/m32bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a bitwise logical OR of the four, eight or sixteen packed single-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.

Operation

VORPS (EVEX encoded versions)

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b == 1) AND (SRC2 *is memory*)
        THEN
          DEST[i+31:i] ← SRC1[i+31:i] BITWISE OR SRC2[31:0]
        ELSE
          DEST[i+31:i] ← SRC1[i+31:i] BITWISE OR SRC2[i+31:i]
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+31:i] ← 0
        FI
      FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VORPS (VEX.256 encoded version)
DEST[31:0] ← SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[95:64] ← SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[MAX_VL-1:256] ← 0

VORPS (VEX.128 encoded version)
DEST[31:0] ← SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[95:64] ← SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[MAX_VL-1:128] ← 0

ORPS (128-bit Legacy SSE version)
DEST[31:0] ← SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[95:64] ← SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VORPS _m512 _mm512_or_ps ( __m512 a, __m512 b);
VORPS _m512 _mm512_mask_or_ps ( __m512 s, __mmask16 k, __m512 a, __m512 b);
VORPS _m512 _mm512_maskz_or_ps ( __mmask16 k, __m512 a, __m512 b);
VORPS _m256 _mm256_mask_or_ps ( __m256 s, __mmask8 k, __m256 a, __m256 b);
VORPS _m256 _mm256_maskz_or_ps ( __mmask8 k, __m256 a, __m256 b);
VORPS _m128 _mm_mask_or_ps ( __m128 s, __mmask8 k __m128 a, __m128 b);
VORPS _m128 _mm_maskz_or_ps ( __mmask8 k, __m128 a, __m128 b);
VORPS _m256 _mm256_or_ps ( __m256 a, __m256 b);
ORPS __m128 _mm_or_ps (__m128 a, __m128 b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
### PABSB/PABSW/PABSD/PABSQ—Packed Absolute Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 1C /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>PABSB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 38 1D /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>PABSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 38 1E /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>PABSD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 1C /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>VPABSB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 1D /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>VPABSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 1E /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>VPABSD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 1C /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compute the absolute value of bytes in ymm2/m256 and store Unsigned result in ymm1.</td>
</tr>
<tr>
<td>VPABSB ymm1, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 1D /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compute the absolute value of 16-bit integers in ymm2/m256 and store Unsigned result in ymm1.</td>
</tr>
<tr>
<td>VPABSW ymm1, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 1E /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compute the absolute value of 32-bit integers in ymm2/m256 and store Unsigned result in ymm1.</td>
</tr>
<tr>
<td>VPABSD ymm1, ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F 38 1C /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of bytes in xmm2/m128 and store unsigned result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSB xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F 38 1C /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of bytes in ymm2/m256 and store unsigned result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSB ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F 38 1C /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of bytes in zmm2/m512 and store unsigned result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSB zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F 38 1D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of 16-bit integers in xmm2/m128 and store unsigned result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSW xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F 38 1D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of 16-bit integers in ymm2/m256 and store unsigned result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSW ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F 38 1D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of 16-bit integers in zmm2/m512 and store unsigned result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSW zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F.W0 38 1E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of 32-bit integers in xmm2/m128/m32bcst and store unsigned result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSD xmm1 [k1][z], xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F.W0 38 1D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of 16-bit integers in xmm2/m128/m32bcst and store unsigned result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSW xmm1 [k1][z], xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F.W0 38 1E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compute the absolute value of 32-bit integers in xmm2/m128/m32bcst and store unsigned result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPABSD xmm1 [k1][z], xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Ref. # 319433-023
PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, PABSW operates on signed 16-bit words, and PABSD operates on signed 32-bit integers.

EVEX encoded VPABSD/Q: The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask.

VEX.256 encoded versions: The source operand is a YMM register or a 256-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:256) of the corresponding register destination are zeroed.

VEX.128 encoded versions: The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

128-bit Legacy SSE version: The source operand can be an XMM register or an 128-bit memory location. The destination is an XMM register. The upper bits (VL_MAX-1:128) of the corresponding register destination are unmodified.

VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

Operation
PABSB with 128 bit operands:
Unsigned DEST[7:0] ← ABS(SRC[7:0])
Repeat operation for 2nd through 15th bytes
Unsigned DEST[127:120] ← ABS(SRC[127:120])

**VPABSB with 128 bit operands:**
Unsigned DEST[7:0] ← ABS(SRC[7:0])
Repeat operation for 2nd through 15th bytes
Unsigned DEST[127:120] ← ABS(SRC[127:120])

**VPABSB with 256 bit operands:**
Unsigned DEST[7:0] ← ABS(SRC[7:0])
Repeat operation for 2nd through 31st bytes
Unsigned DEST[255:248] ← ABS(SRC[255:248])

**VPABSB (EVEX encoded versions)**
(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
i ← j * 8
IF k1[j] OR *no writemask*
THEN
 Unsigned DEST[i+7:i] ← ABS(SRC[i+7:i])
ELSE
 IF *merging-masking* ; merging-masking
 THEN *DEST[i+7:i] remains unchanged*
 ELSE *zeroing-masking* ; zeroing-masking
 DEST[i+7:i] ← 0
 FI
 FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**PABSW with 128 bit operands:**
Unsigned DEST[15:0] ← ABS(SRC[15:0])
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] ← ABS(SRC[127:112])

**VPABSW with 128 bit operands:**
Unsigned DEST[15:0] ← ABS(SRC[15:0])
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] ← ABS(SRC[127:112])

**VPABSW with 256 bit operands:**
Unsigned DEST[15:0] ← ABS(SRC[15:0])
Repeat operation for 2nd through 15th 16-bit words
Unsigned DEST[255:240] ← ABS(SRC[255:240])

**VPABSW (EVEX encoded versions)**
(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
i ← j * 16
IF k1[j] OR *no writemask*
THEN
 Unsigned DEST[i+15:i] ← ABS(SRC[i+15:i])
ELSE

INSTRUCTION SET REFERENCE, A-Z

IF *merging-masking* ; merging-masking
THEN *DEST[i+15:i] remains unchanged*
ELSE *zeroing-masking* ; zeroing-masking
    DEST[i+15:i] \leftarrow 0
FI

ENDFOR;
DEST[MAX_VL-1:VL] \leftarrow 0

PABSD with 128 bit operands:
Unsigned DEST[31:0] \leftarrow \text{ABS}(SRC[31:0])
Repeat operation for 2nd through 3rd 32-bit double words
Unsigned DEST[127:96] \leftarrow \text{ABS}(SRC[127:96])

VPABSD with 128 bit operands:
Unsigned DEST[31:0] \leftarrow \text{ABS}(SRC[31:0])
Repeat operation for 2nd through 3rd 32-bit double words
Unsigned DEST[127:96] \leftarrow \text{ABS}(SRC[127:96])

VPABSD with 256 bit operands:
Unsigned DEST[31:0] \leftarrow \text{ABS}(SRC[31:0])
Repeat operation for 2nd through 7th 32-bit double words
Unsigned DEST[255:224] \leftarrow \text{ABS}(SRC[255:224])

VPABSD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j \leftarrow 0 TO KL-1
    i \leftarrow j \times 32
    IF k1[j] OR *no writemask*
    THEN
        IF (EVEX.b = 1) AND (SRC *is memory*)
            THEN
                Unsigned DEST[i+31:i] \leftarrow \text{ABS}(SRC[31:0])
            ELSE
                Unsigned DEST[i+31:i] \leftarrow \text{ABS}(SRC[i+31:i])
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+31:i] \leftarrow 0
        FI
    FI
ENDFOR;
DEST[MAX_VL-1:VL] \leftarrow 0

VPABSQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j \leftarrow 0 TO KL-1
    i \leftarrow j \times 64
    IF k1[j] OR *no writemask*
    THEN
        IF (EVEX.b = 1) AND (SRC *is memory*)
            THEN
Unsigned DEST[i+63:i] ← ABS(SRC[63:0])
ELSE
Unsigned DEST[i+63:i] ← ABS(SRC[i+63:i])
FI;
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+63:i] remains unchanged*
ELSE *zeroing-masking* ; zeroing-masking
DEST[i+63:i] ← 0
FI
FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalents**

VPABSB__m512i _mm512_abs_epi8 ( __m512i a)
VPABSW__m512i _mm512_abs_epi16 ( __m512i a)
VPABSB__m512i _mm512_mask_abs_epi8 ( __m512i s, __mmask64 m, __m512i a)
VPABSW__m512i _mm512_mask_abs_epi16 ( __m512i s, __mmask32 m, __m512i a)
VPABSB__m512i _mm512_maskz_abs_epi8 ( __mmask64 m, __m512i a)
VPABSW__m512i _mm512_maskz_abs_epi16 ( __mmask32 m, __m512i a)
VPABSW__m256i _mm256_mask_abs_epi8 ( __m256i s, __mmask32 m, __m256i a)
VPABSW__m256i _mm256_mask_abs_epi16 ( __m256i s, __mmask16 m, __m256i a)
VPABSW__m256i _mm256_maskz_abs_epi8 ( __mmask32 m, __m256i a)
VPABSW__m256i _mm256_maskz_abs_epi16 ( __mmask16 m, __m256i a)
VPABSW__m512i _mm512_maskz_abs_epi8 ( __mmask64 m, __m512i a)
VPABSW__m512i _mm512_maskz_abs_epi16 ( __mmask32 m, __m512i a)
VPABSB__m128i _mm128_abs_epi8 ( __m128i a)
VPABSW__m128i _mm128_abs_epi16 ( __m128i a)
VPABSB__m128i _mm128_mask_abs_epi8 ( __m128i s, __mmask64 k, __m128i a)
VPABSW__m128i _mm128_mask_abs_epi16 ( __m128i s, __mmask32 k, __m128i a)
VPABSB__m128i _mm128_maskz_abs_epi8 ( __mmask64 k, __m128i a)
VPABSW__m128i _mm128_maskz_abs_epi16 ( __mmask32 k, __m128i a)
VPABSB __m128i _mm_abs_epi8 ( __m128i a)
VPABSB __m256i _mm256_abs_epi8 ( __m256i a)
VPABSW __m128i _mm_abs_epi16 ( __m128i a)
VPABSW __m256i _mm256_abs_epi16 ( __m256i a)
VPABSD __m128i _mm_abs_epi32 ( __m128i a)
VPABSD __m256i _mm256_abs_epi32 ( __m256i a)
VPABSD __m512i _mm512_abs_epi32 ( __m512i a)
VPABSD __m512i _mm512_mask_abs_epi32 ( __m512i s, __mmask16 k, __m512i a)
VPABSD __m512i _mm512_maskz_abs_epi32 ( __mmask16 k, __m512i a)
VPABSD __m256i _mm256_abs_epi64 ( __m256i a)
VPABSD __m256i _mm256_mask_abs_epi64 ( __m256i s, __mmask8 k, __m256i a)
VPABSD __m256i _mm256_maskz_abs_epi64 ( __mmask8 k, __m256i a)
VPABSQ __m512i _mm512_abs_epi64 ( __m512i a)
VPABSQ __m512i _mm512_mask_abs_epi64 ( __m512i s, __mmask8 k, __m512i a)
VPABSQ __m512i _mm512_maskz_abs_epi64 ( __mmask8 k, __m512i a)
VPABSQ __m256i _mm256_abs_epi64 ( __m256i a)
VPABSQ __m256i _mm256_mask_abs_epi64 ( __m256i s, __mmask8 k, __m256i a)
VPABSQ __m256i _mm256_maskz_abs_epi64 ( __mmask8 k, __m256i a)

---

Ref. # 319433-023
SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPABSD/Q, see Exceptions Type E4.
EVEX-encoded VPABSB/W, see Exceptions Type E4.nb.
## PACKSSWB/PACKSSDW—Pack with Signed Saturation

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 63 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Converts 8 packed signed word integers from <code>xmm1</code> and from <code>xmm2/m128</code> into 16 packed signed byte integers in <code>xmm1</code> using signed saturation.</td>
</tr>
<tr>
<td>PACKSSWB <code>xmm1, xmm2/m128</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 6B /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Converts 4 packed signed doubleword integers from <code>xmm1</code> and from <code>xmm2/m128</code> into 8 packed signed word integers in <code>xmm1</code> using signed saturation.</td>
</tr>
<tr>
<td>PACKSSDW <code>xmm1, xmm2/m128</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F 63 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Converts 8 packed signed word integers from <code>xmm2</code> and from <code>xmm3/m128</code> into 16 packed signed byte integers in <code>xmm1</code> using signed saturation.</td>
</tr>
<tr>
<td>VPACKSSWB <code>xmm1, xmm2, xmm3/m128</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F 6B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Converts 4 packed signed doubleword integers from <code>xmm2</code> and from <code>xmm3/m128</code> into 8 packed signed word integers in <code>xmm1</code> using signed saturation.</td>
</tr>
<tr>
<td>VPACKSSDW <code>xmm1, xmm2, xmm3/m128</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F 63 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Converts 16 packed signed word integers from <code>ymm2</code> and from <code>ymm3/m256</code> into 32 packed signed byte integers in <code>ymm1</code> using signed saturation.</td>
</tr>
<tr>
<td>VPACKSSWB <code>ymm1, ymm2, ymm3/m256</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F 6B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Converts 8 packed signed doubleword integers from <code>ymm2</code> and from <code>ymm3/m256</code> into 16 packed signed word integers in <code>ymm1</code> using signed saturation.</td>
</tr>
<tr>
<td>VPACKSSDW <code>ymm1, ymm2, ymm3/m256</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG 63 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts packed signed word integers from <code>xmm2</code> and from <code>xmm3/m128</code> into packed signed byte integers in <code>xmm1</code> using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPACKSSWB <code>xmm1 [k1]{z}, xmm2, xmm3/m128</code></td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG 63 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts packed signed word integers from <code>ymm2</code> and from <code>ymm3/m256</code> into packed signed byte integers in <code>ymm1</code> using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPACKSSWB <code>ymm1 [k1]{z}, ymm2, ymm3/m256</code></td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG 63 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts packed signed word integers from <code>zmm2</code> and from <code>zmm3/m512</code> into packed signed byte integers in <code>zmm1</code> using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPACKSSWB <code>zmm1 [k1]{z}, zmm2, zmm3/m512</code></td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W0 6B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts packed signed doubleword integers from <code>xmm2</code> and from <code>xmm3/m128/m32bcst</code> into packed signed word integers in <code>xmm1</code> using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPACKSSDW <code>xmm1 [k1]{z}, xmm2, xmm3/m128/m32bcst</code></td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 6B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts packed signed doubleword integers from <code>ymm2</code> and from <code>ymm3/m256/m32bcst</code> into packed signed word integers in <code>ymm1</code> using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPACKSSDW <code>ymm1 [k1]{z}, ymm2, ymm3/m256/m32bcst</code></td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 6B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts packed signed doubleword integers from <code>zmm2</code> and from <code>zmm3/m512/m32bcst</code> into packed signed word integers in <code>zmm1</code> using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPACKSSDW <code>zmm1 [k1]{z}, zmm2, zmm3/m512/m32bcst</code></td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
</tbody>
</table>
Description

PACKSSWB converts packed signed word integers in the first and second source operands into packed signed byte integers using signed saturation to handle overflow conditions beyond the range of signed byte integers. If the signed doubleword value is beyond the range of an unsigned word (i.e. greater than 7FH or less than 80H), the saturated signed byte integer value of 7FH or 80H, respectively, is stored in the destination. PACKSSDW converts packed signed doubleword integers in the first and second source operands into packed signed word integers using signed saturation to handle overflow conditions beyond 7FFFH and 8000H.

EVEX encoded PACKSSWB: The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register, updated conditional under the writemask k1.

EVEX encoded PACKSSDW: The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register, updated conditional under the writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or a 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM destination register destination are unmodified.

Operation

PACKSSWB instruction (128-bit Legacy SSE version)

\[
\begin{align*}
\text{DEST}[7:0] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[15:0]); \\
\text{DEST}[15:8] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[31:16]); \\
\text{DEST}[23:16] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[47:32]); \\
\text{DEST}[31:24] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[63:48]); \\
\text{DEST}[39:32] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[79:64]); \\
\text{DEST}[47:40] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[95:80]); \\
\text{DEST}[55:48] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[111:96]); \\
\text{DEST}[63:56] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{DEST}[127:112]); \\
\text{DEST}[71:64] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[15:0]); \\
\text{DEST}[79:72] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[31:16]); \\
\text{DEST}[87:80] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[47:32]); \\
\text{DEST}[95:88] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[63:48]); \\
\text{DEST}[103:96] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[79:64]); \\
\text{DEST}[111:104] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[95:80]); \\
\text{DEST}[119:112] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[111:96]); \\
\text{DEST}[127:120] & \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC}[127:112]); \\
\text{DEST}[\text{MAX_VL}-1:128] & \text{Unmodified}
\end{align*}
\]
PACKSSDW instruction (128-bit Legacy SSE version)

- \( \text{DEST}[15:0] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{DEST}[31:0]) \);
- \( \text{DEST}[31:16] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{DEST}[63:32]) \);
- \( \text{DEST}[47:32] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{DEST}[95:64]) \);
- \( \text{DEST}[63:48] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{DEST}[127:96]) \);
- \( \text{DEST}[79:64] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC}[31:0]) \);
- \( \text{DEST}[95:80] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC}[63:32]) \);
- \( \text{DEST}[111:96] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC}[95:64]) \);
- \( \text{DEST}[127:112] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC}[127:96]) \);
- \( \text{DEST}[\text{MAX}_\text{VL}-1:128] \) (Unmodified)

VPACKSSWB instruction (VEX.128 encoded version)

- \( \text{DEST}[7:0] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[15:0]) \);
- \( \text{DEST}[15:8] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[31:16]) \);
- \( \text{DEST}[23:16] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[47:32]) \);
- \( \text{DEST}[31:24] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[63:48]) \);
- \( \text{DEST}[39:32] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[79:64]) \);
- \( \text{DEST}[47:40] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[95:80]) \);
- \( \text{DEST}[55:48] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[111:96]) \);
- \( \text{DEST}[63:56] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[127:112]) \);
- \( \text{DEST}[71:64] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[15:0]) \);
- \( \text{DEST}[79:72] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[31:16]) \);
- \( \text{DEST}[87:80] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[47:32]) \);
- \( \text{DEST}[95:88] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[63:48]) \);
- \( \text{DEST}[103:96] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[79:64]) \);
- \( \text{DEST}[111:104] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[95:80]) \);
- \( \text{DEST}[119:112] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[111:96]) \);
- \( \text{DEST}[127:120] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[127:112]) \);
- \( \text{DEST}[\text{MAX}_\text{VL}-1:128] \) \( \leftarrow 0 \);

VPACKSSDW instruction (VEX.128 encoded version)

- \( \text{DEST}[15:0] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC1}[31:0]) \);
- \( \text{DEST}[31:16] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC1}[63:32]) \);
- \( \text{DEST}[47:32] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC1}[95:64]) \);
- \( \text{DEST}[63:48] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC1}[127:96]) \);
- \( \text{DEST}[79:64] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC2}[31:0]) \);
- \( \text{DEST}[95:80] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC2}[63:32]) \);
- \( \text{DEST}[111:96] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC2}[95:64]) \);
- \( \text{DEST}[127:112] \leftarrow \text{SaturateSignedDwordToSignedWord}(\text{SRC2}[127:96]) \);
- \( \text{DEST}[\text{MAX}_\text{VL}-1:128] \) \( \leftarrow 0 \);

VPACKSSWB instruction (VEX.256 encoded version)

- \( \text{DEST}[7:0] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[15:0]) \);
- \( \text{DEST}[15:8] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[31:16]) \);
- \( \text{DEST}[23:16] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[47:32]) \);
- \( \text{DEST}[31:24] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[63:48]) \);
- \( \text{DEST}[39:32] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[79:64]) \);
- \( \text{DEST}[47:40] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[95:80]) \);
- \( \text{DEST}[55:48] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[111:96]) \);
- \( \text{DEST}[63:56] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC1}[127:112]) \);
- \( \text{DEST}[71:64] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[15:0]) \);
- \( \text{DEST}[79:72] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[31:16]) \);
- \( \text{DEST}[87:80] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[47:32]) \);
- \( \text{DEST}[95:88] \leftarrow \text{SaturateSignedWordToSignedByte}(\text{SRC2}[63:48]) \);
DEST[103:96] ← SaturateSignedWordToSignedByte (SRC2[79:64]);
DEST[111:104] ← SaturateSignedWordToSignedByte (SRC2[95:80]);
DEST[119:112] ← SaturateSignedWordToSignedByte (SRC2[111:96]);
DEST[127:120] ← SaturateSignedWordToSignedByte (SRC2[127:112]);
DEST[143:136] ← SaturateSignedWordToSignedByte (SRC1[159:144]);
DEST[151:144] ← SaturateSignedWordToSignedByte (SRC1[175:160]);
DEST[159:152] ← SaturateSignedWordToSignedByte (SRC1[191:176]);
DEST[183:176] ← SaturateSignedWordToSignedByte (SRC1[239:224]);
DEST[MAX_VL-1:256] ← 0;

VPACKSSDW (VEX.256 encoded version)

DEST[15:0] ← SaturateSignedDwordToSignedWord (SRC1[31:0]);
DEST[31:16] ← SaturateSignedDwordToSignedWord (SRC1[63:32]);
DEST[47:32] ← SaturateSignedDwordToSignedWord (SRC1[95:64]);
DEST[63:48] ← SaturateSignedDwordToSignedWord (SRC1[127:96]);
DEST[79:64] ← SaturateSignedDwordToSignedWord (SRC1[159:128]);
DEST[95:80] ← SaturateSignedDwordToSignedWord (SRC1[191:160]);
DEST[111:96] ← SaturateSignedDwordToSignedWord (SRC1[223:192]);
DEST[127:112] ← SaturateSignedDwordToSignedWord (SRC1[255:224]);
DEST[143:128] ← SaturateSignedDwordToSignedWord (SRC1[287:259]);
DEST[159:144] ← SaturateSignedDwordToSignedWord (SRC1[321:293]);
DEST[175:160] ← SaturateSignedDwordToSignedWord (SRC1[355:327]);
DEST[191:176] ← SaturateSignedDwordToSignedWord (SRC1[389:361]);
DEST[207:192] ← SaturateSignedDwordToSignedWord (SRC1[423:395]);
DEST[223:208] ← SaturateSignedDwordToSignedWord (SRC1[457:429]);
DEST[239:224] ← SaturateSignedDwordToSignedWord (SRC1[491:463]);
DEST[255:240] ← SaturateSignedDwordToSignedWord (SRC1[525:497]);
DEST[255:248] ← SaturateSignedDwordToSignedWord (SRC1[551:523]);
DEST[MAX_VL-1:256] ← 0;

VPACKSSWB (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)

VM_DEST[7:0] ← SaturateSignedWordToSignedByte (SRC1[15:0]);
VM_DEST[15:8] ← SaturateSignedWordToSignedByte (SRC1[31:16]);
VM_DEST[47:40] ← SaturateSignedWordToSignedByte (SRC1[95:80]);
VM_DEST[63:56] ← SaturateSignedWordToSignedByte (SRC1[127:112]);
VM_DEST[71:64] ← SaturateSignedWordToSignedByte (SRC1[143:128]);
VM_DEST[79:72] ← SaturateSignedWordToSignedByte (SRC1[159:144]);
VM_DEST[87:80] ← SaturateSignedWordToSignedByte (SRC1[175:160]);
VM_DEST[103:96] ← SaturateSignedWordToSignedByte (SRC1[207:192]);
VM_DEST[111:104] ← SaturateSignedWordToSignedByte (SRC1[223:208]);
VM_DEST[127:120] ← SaturateSignedWordToSignedByte (SRC1[255:240]);
TMP_DEST[103:96] ← SaturateSignedWordToSignedByte (SRC2[79:64]);
TMP_DEST[111:104] ← SaturateSignedWordToSignedByte (SRC2[95:80]);
TMP_DEST[119:112] ← SaturateSignedWordToSignedByte (SRC2[111:96]);
IF VL >= 256
  TMP_DEST[143:136] ← SaturateSignedWordToSignedByte (SRC1[159:144]);
  TMP_DEST[159:152] ← SaturateSignedWordToSignedByte (SRC1[191:176]);
  TMP_DEST[207:200] ← SaturateSignedWordToSignedByte (SRC2[159:144]);
  TMP_DEST[231:224] ← SaturateSignedWordToSignedByte (SRC2[207:192]);
FI;
IF VL >= 512
  TMP_DEST[279:272] ← SaturateSignedWordToSignedByte (SRC1[303:288]);
  TMP_DEST[295:288] ← SaturateSignedWordToSignedByte (SRC1[335:320]);
  TMP_DEST[319:312] ← SaturateSignedWordToSignedByte (SRC1[383:368]);
  TMP_DEST[335:328] ← SaturateSignedWordToSignedByte (SRC2[287:272]);
  TMP_DEST[343:336] ← SaturateSignedWordToSignedByte (SRC2[303:288]);
  TMP_DEST[359:352] ← SaturateSignedWordToSignedByte (SRC2[335:320]);
  TMP_DEST[399:392] ← SaturateSignedWordToSignedByte (SRC1[415:400]);
  TMP_DEST[439:432] ← SaturateSignedWordToSignedByte (SRC1[495:480]);
  TMP_DEST[463:456] ← SaturateSignedWordToSignedByte (SRC2[415:400]);
INSTRUCTION SET REFERENCE, A-Z

TMP_DEST[487:480] ← SaturateSignedWordToSignedByte (SRC2[463:448]);
TMP_DEST[503:496] ← SaturateSignedWordToSignedByte (SRC2[495:480]);
TMP_DEST[511:504] ← SaturateSignedWordToSignedByte (SRC2[511:496]);
FI;

FOR j ← 0 TO KL-1
  i ← j * 8
  IF k1[j] OR *no writemask*
  THEN
    DEST[i+7:i] ← TMP_DEST[i+7:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+7:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+7:i] ← 0
    FI
  FI;
ENDFOR;

DEST[MAX_VL-1:VL] ← 0

VPACKSSDW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO ((KL/2) - 1)
  i ← j * 32
  IF (EVEX.b == 1) AND (SRC2 *is memory*)
    THEN
      TMP_SRC2[i+31:i] ← SRC2[31:0]
    ELSE
      TMP_SRC2[i+31:i] ← SRC2[i+31:i]
    FI;
ENDFOR;

TMP_DEST[15:0] ← SaturateSignedDwordToSignedWord (SRC1[31:0]);
TMP_DEST[31:16] ← SaturateSignedDwordToSignedWord (SRC1[63:32]);
TMP_DEST[47:32] ← SaturateSignedDwordToSignedWord (SRC1[95:64]);
TMP_DEST[63:48] ← SaturateSignedDwordToSignedWord (SRC1[127:96]);
TMP_DEST[79:64] ← SaturateSignedDwordToSignedWord (TMP_SRC2[31:0]);
TMP_DEST[95:80] ← SaturateSignedDwordToSignedWord (TMP_SRC2[63:32]);
TMP_DEST[111:96] ← SaturateSignedDwordToSignedWord (TMP_SRC2[95:64]);
TMP_DEST[127:112] ← SaturateSignedDwordToSignedWord (TMP_SRC2[127:96]);
IF VL >= 256
  TMP_DEST[143:128] ← SaturateSignedDwordToSignedWord (SRC1[159:128]);
  TMP_DEST[159:144] ← SaturateSignedDwordToSignedWord (SRC1[191:160]);
  TMP_DEST[191:176] ← SaturateSignedDwordToSignedWord (SRC1[255:224]);
  TMP_DEST[207:192] ← SaturateSignedDwordToSignedWord (TMP_SRC2[159:128]);
  TMP_DEST[239:224] ← SaturateSignedDwordToSignedWord (TMP_SRC2[223:192]);
FI;
IF VL >= 512
  TMP_DEST[271:256] ← SaturateSignedDwordToSignedWord (SRC1[287:256]);
TMP_DEST[287:272] ← SaturateSignedDwordToSignedWord (SRC1[319:288]);
TMP_DEST[303:288] ← SaturateSignedDwordToSignedWord (SRC1[351:320]);
TMP_DEST[325:300] ← SaturateSignedDwordToSignedWord (TMP_SRC2[287:256]);
TMP_DEST[341:316] ← SaturateSignedDwordToSignedWord (TMP_SRC2[319:288]);
TMP_DEST[357:332] ← SaturateSignedDwordToSignedWord (TMP_SRC2[351:320]);
TMP_DEST[373:348] ← SaturateSignedDwordToSignedWord (TMP_SRC2[383:352]);

TMP_DEST[399:384] ← SaturateSignedDwordToSignedWord (SRC1[415:384]);
TMP_DEST[415:400] ← SaturateSignedDwordToSignedWord (SRC1[447:416]);
TMP_DEST[431:416] ← SaturateSignedDwordToSignedWord (SRC1[479:448]);
TMP_DEST[447:432] ← SaturateSignedDwordToSignedWord (SRC1[511:480]);
TMP_DEST[463:448] ← SaturateSignedDwordToSignedWord (TMP_SRC2[415:384]);
TMP_DEST[495:480] ← SaturateSignedDwordToSignedWord (TMP_SRC2[479:448]);
TMP_DEST[511:496] ← SaturateSignedDwordToSignedWord (TMP_SRC2[511:480]);

FI;
FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+15:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+15:i] ← 0
      FI
  FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalents**

VPACKSSDW__m512i _mm512_packs_epi32(__m512i m1, __m512i m2);
VPACKSSDW__m512i _mm512_mask_packs_epi32(__m512i s, __mmask32 k, __m512i m1, __m512i m2);
VPACKSSDW__m512i _mm512_maskz_packs_epi32(__mmask32 k, __m512i m1, __m512i m2);
VPACKSSDW__m256i _mm256_mask_packs_epi32(__m256i s, __mmask16 k, __m256i m1, __m256i m2);
VPACKSSDW__m256i _mm256_maskz_packs_epi32(__mmask16 k, __m256i m1, __m256i m2);
VPACKSSDW__m128i _mm_mask_packs_epi32(__m128i s, __mmask8 k, __m128i m1, __m128i m2);
VPACKSSDW__m128i _mm_maskz_packs_epi32(__mmask8 k, __m128i m1, __m128i m2);

**SIMD Floating-Point Exceptions**

None
**Other Exceptions**
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPACKSSDW, see Exceptions Type E4NF.
EVEX-encoded VPACKSSWB, see Exceptions Type E4NF.nb.
PACKUSDW—Pack with Unsigned Saturation

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 2B /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Convert 4 packed signed doubleword integers from xmm1 and 4 packed signed doubleword integers from xmm2/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38 2B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from xmm3/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38 2B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Convert 8 packed signed doubleword integers from ymm2 and 8 packed signed doubleword integers from ymm3/m256 into 16 packed unsigned word integers in ymm1 using unsigned saturation.</td>
</tr>
<tr>
<td>VEX.NDS.512.66.0F38.0B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Convert packed signed doubleword integers from xmm2 and packed signed doubleword integers from xmm3/m128/m32bcst into packed unsigned word integers in xmm1 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.0B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Convert packed signed doubleword integers from ymm2 and packed signed doubleword integers from ymm3/m256/m32bcst into packed unsigned word integers in ymm1 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VEX.NDS.512.66.0F38.0B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Convert packed signed doubleword integers from zmm2 and packed signed doubleword integers from zmm3/m512/m32bcst into packed unsigned word integers in zmm1 using unsigned saturation under writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX/vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>VEX/vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts packed signed doubleword integers in the first and second source operands into packed unsigned word integers using unsigned saturation to handle overflow conditions. If the signed doubleword value is beyond the range of an unsigned word (that is, greater than FFFFH or less than 0000H), the saturated unsigned word integer value of FFFFH or 0000H, respectively, is stored in the destination.

EVEV encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, updated conditionally under the writemask k1.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding destination register destination are unmodified.
Operation

**PACKUSDw (Legacy SSE instruction)**

\[ \text{TMP}[15:0] \leftarrow (\text{DEST}[31:0] < 0) ? 0 : \text{DEST}[15:0]; \]
\[ \text{DEST}[15:0] \leftarrow (\text{DEST}[31:0] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[15:0]; \]
\[ \text{TMP}[31:16] \leftarrow (\text{DEST}[63:32] < 0) ? 0 : \text{DEST}[47:32]; \]
\[ \text{DEST}[31:16] \leftarrow (\text{DEST}[63:32] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[31:16]; \]
\[ \text{TMP}[47:32] \leftarrow (\text{DEST}[95:64] < 0) ? 0 : \text{DEST}[79:64]; \]
\[ \text{DEST}[47:32] \leftarrow (\text{DEST}[95:64] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[47:32]; \]
\[ \text{TMP}[63:48] \leftarrow (\text{DEST}[127:96] < 0) ? 0 : \text{DEST}[111:96]; \]
\[ \text{DEST}[63:48] \leftarrow (\text{DEST}[127:96] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[63:48]; \]
\[ \text{TMP}[79:64] \leftarrow (\text{SRC}[31:0] < 0) ? 0 : \text{SRC}[15:0]; \]
\[ \text{DEST}[79:64] \leftarrow (\text{SRC}[31:0] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[79:64]; \]
\[ \text{TMP}[95:80] \leftarrow (\text{SRC}[63:32] < 0) ? 0 : \text{SRC}[47:32]; \]
\[ \text{DEST}[95:80] \leftarrow (\text{SRC}[63:32] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[95:80]; \]
\[ \text{TMP}[111:96] \leftarrow (\text{SRC}[95:64] < 0) ? 0 : \text{SRC}[79:64]; \]
\[ \text{DEST}[111:96] \leftarrow (\text{SRC}[95:64] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[111:96]; \]
\[ \text{TMP}[127:112] \leftarrow (\text{SRC}[127:96] < 0) ? 0 : \text{SRC}[111:96]; \]
\[ \text{DEST}[127:112] \leftarrow (\text{SRC}[127:96] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[127:112]; \]
\[ \text{DEST}[\text{MAX}_V L-1:128] \leftarrow 0; \]

**PACKUSDw (VEX.128 encoded version)**

\[ \text{TMP}[15:0] \leftarrow (\text{SRC1}[31:0] < 0) ? 0 : \text{SRC1}[15:0]; \]
\[ \text{DEST}[15:0] \leftarrow (\text{SRC1}[31:0] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[15:0]; \]
\[ \text{TMP}[31:16] \leftarrow (\text{SRC1}[63:32] < 0) ? 0 : \text{SRC1}[47:32]; \]
\[ \text{DEST}[31:16] \leftarrow (\text{SRC1}[63:32] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[31:16]; \]
\[ \text{TMP}[47:32] \leftarrow (\text{SRC1}[95:64] < 0) ? 0 : \text{SRC1}[79:64]; \]
\[ \text{DEST}[47:32] \leftarrow (\text{SRC1}[95:64] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[47:32]; \]
\[ \text{TMP}[63:48] \leftarrow (\text{SRC1}[127:96] < 0) ? 0 : \text{SRC1}[111:96]; \]
\[ \text{DEST}[63:48] \leftarrow (\text{SRC1}[127:96] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[63:48]; \]
\[ \text{TMP}[79:64] \leftarrow (\text{SRC2}[31:0] < 0) ? 0 : \text{SRC2}[15:0]; \]
\[ \text{DEST}[79:64] \leftarrow (\text{SRC2}[31:0] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[79:64]; \]
\[ \text{TMP}[95:80] \leftarrow (\text{SRC2}[63:32] < 0) ? 0 : \text{SRC2}[47:32]; \]
\[ \text{DEST}[95:80] \leftarrow (\text{SRC2}[63:32] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[95:80]; \]
\[ \text{TMP}[111:96] \leftarrow (\text{SRC2}[95:64] < 0) ? 0 : \text{SRC2}[79:64]; \]
\[ \text{DEST}[111:96] \leftarrow (\text{SRC2}[95:64] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[111:96]; \]
\[ \text{DEST}[\text{MAX}_V L-1:128] \leftarrow 0; \]

**VPACKUSDw (VEX.256 encoded version)**

\[ \text{TMP}[15:0] \leftarrow (\text{SRC1}[31:0] < 0) ? 0 : \text{SRC1}[15:0]; \]
\[ \text{DEST}[15:0] \leftarrow (\text{SRC1}[31:0] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[15:0]; \]
\[ \text{TMP}[31:16] \leftarrow (\text{SRC1}[63:32] < 0) ? 0 : \text{SRC1}[47:32]; \]
\[ \text{DEST}[31:16] \leftarrow (\text{SRC1}[63:32] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[31:16]; \]
\[ \text{TMP}[47:32] \leftarrow (\text{SRC1}[95:64] < 0) ? 0 : \text{SRC1}[79:64]; \]
\[ \text{DEST}[47:32] \leftarrow (\text{SRC1}[95:64] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[47:32]; \]
\[ \text{TMP}[63:48] \leftarrow (\text{SRC1}[127:96] < 0) ? 0 : \text{SRC1}[111:96]; \]
\[ \text{DEST}[63:48] \leftarrow (\text{SRC1}[127:96] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[63:48]; \]
\[ \text{TMP}[79:64] \leftarrow (\text{SRC2}[31:0] < 0) ? 0 : \text{SRC2}[15:0]; \]
\[ \text{DEST}[79:64] \leftarrow (\text{SRC2}[31:0] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[79:64]; \]
\[ \text{TMP}[95:80] \leftarrow (\text{SRC2}[63:32] < 0) ? 0 : \text{SRC2}[47:32]; \]
\[ \text{DEST}[95:80] \leftarrow (\text{SRC2}[63:32] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[95:80]; \]
\[ \text{TMP}[111:96] \leftarrow (\text{SRC2}[95:64] < 0) ? 0 : \text{SRC2}[79:64]; \]
\[ \text{DEST}[111:96] \leftarrow (\text{SRC2}[95:64] > \text{FFFFH}) ? \text{FFFFH} : \text{TMP}[111:96]; \]
INSTRUCTION SET REFERENCE, A-Z

TMP[127:112] ← (SRC2[127:96] < 0) ? 0 : SRC2[111:96];
TMP[143:128] ← (SRC1[159:128] < 0) ? 0 : SRC1[143:128];
TMP[159:144] ← (SRC1[191:160] < 0) ? 0 : SRC1[175:160];
TMP[191:176] ← (SRC1[255:224] < 0) ? 0 : SRC1[239:224];
TMP[207:192] ← (SRC2[127:96] < 0) ? 0 : SRC2[143:128];
TMP[255:240] ← (SRC2[255:224] < 0) ? 0 : SRC2[239:224];
DEST[MAX_VL-1:256] ← 0;

VPACKUSdW (EVEX encoded versions)

(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO ((KL/2) - 1)
  i ← j * 32
  IF (EVEX.b == 1) AND (SRC2 *is memory*)
    THEN
      TMP_SRC2[i+31:i] ← SRC2[31:0]
    ELSE
      TMP_SRC2[i+31:i] ← SRC2[i+31:i]
    FI;
ENDFOR;

TMP[15:0] ← (SRC1[31:0] < 0) ? 0 : SRC1[15:0];
DEST[15:0] ← (SRC1[31:0] > FFFFH) ? FFFFH : TMP[15:0];
TMP[47:32] ← (SRC1[95:64] < 0) ? 0 : SRC1[79:64];
TMP[63:48] ← (SRC1[127:96] < 0) ? 0 : SRC1[111:96];
TMP[79:64] ← (TMP_SRC2[31:0] < 0) ? 0 : TMP_SRC2[15:0];
DEST[79:64] ← (TMP_SRC2[31:0] > FFFFH) ? FFFFH : TMP[79:64];
TMP[111:96] ← (TMP_SRC2[95:64] < 0) ? 0 : TMP_SRC2[79:64];
DEST[111:96] ← (TMP_SRC2[95:64] > FFFFH) ? FFFFH : TMP[111:96];
TMP[127:112] ← (TMP_SRC2[127:96] < 0) ? 0 : TMP_SRC2[111:96];
IF VL >= 256
  TMP[143:128] ← (SRC1[159:128] < 0) ? 0 : SRC1[143:128];
  TMP[159:144] ← (SRC1[191:160] < 0) ? 0 : SRC1[175:160];
TMP[175:160] \leftarrow (SRC1[223:192] < 0) \ ? 0 : SRC1[207:192];
TMP[191:176] \leftarrow (SRC1[255:224] < 0) \ ? 0 : SRC1[239:224];
TMP[207:192] \leftarrow (TMP_SRC2[159:128] < 0) \ ? 0 : TMP_SRC2[143:128];

TMP[223:208] \leftarrow (TMP_SRC2[191:160] < 0) \ ? 0 : TMP_SRC2[175:160];

TMP[239:224] \leftarrow (TMP_SRC2[223:192] < 0) \ ? 0 : TMP_SRC2[207:192];

TMP[255:240] \leftarrow (TMP_SRC2[255:224] < 0) \ ? 0 : TMP_SRC2[239:224];

FI;

IF VL >= 512

TMP[271:256] \leftarrow (SRC1[287:256] < 0) \ ? 0 : SRC1[271:256];
TMP[287:272] \leftarrow (SRC1[319:288] < 0) \ ? 0 : SRC1[303:288];
TMP[303:288] \leftarrow (SRC1[351:320] < 0) \ ? 0 : SRC1[335:320];
DEST[303:288] \leftarrow (SRC1[351:320] > FFFFH) \ ? FFFFH : TMP[303:288];

TMP[319:304] \leftarrow (SRC1[383:352] < 0) \ ? 0 : SRC1[367:352];
TMP[335:320] \leftarrow (TMP_SRC2[287:256] < 0) \ ? 0 : TMP_SRC2[271:256];
DEST[335:320] \leftarrow (TMP_SRC2[287:256] > FFFFH) \ ? FFFFH : TMP[335:320];

TMP[351:336] \leftarrow (TMP_SRC2[319:288] < 0) \ ? 0 : TMP_SRC2[303:288];
TMP[367:352] \leftarrow (TMP_SRC2[351:320] < 0) \ ? 0 : TMP_SRC2[335:320];

TMP[383:368] \leftarrow (TMP_SRC2[383:352] < 0) \ ? 0 : TMP_SRC2[367:352];
TMP[399:384] \leftarrow (SRC1[415:384] < 0) \ ? 0 : SRC1[399:384];
TMP[415:400] \leftarrow (SRC1[447:416] < 0) \ ? 0 : SRC1[431:416];
DEST[415:400] \leftarrow (SRC1[447:416] > FFFFH) \ ? FFFFH : TMP[415:400];

TMP[431:416] \leftarrow (SRC1[479:448] < 0) \ ? 0 : SRC1[463:448];
TMP[447:432] \leftarrow (SRC1[511:480] < 0) \ ? 0 : SRC1[495:480];
DEST[447:432] \leftarrow (SRC1[511:480] > FFFFH) \ ? FFFFH : TMP[447:432];

TMP[463:448] \leftarrow (TMP_SRC2[415:384] < 0) \ ? 0 : TMP_SRC2[399:384];
TMP[475:464] \leftarrow (TMP_SRC2[447:416] < 0) \ ? 0 : TMP_SRC2[431:416];
TMP[491:476] \leftarrow (TMP_SRC2[479:448] < 0) \ ? 0 : TMP_SRC2[463:448];
DEST[491:476] \leftarrow (TMP_SRC2[479:448] > FFFFH) \ ? FFFFH : TMP[491:476];

TMP[511:492] \leftarrow (TMP_SRC2[511:480] < 0) \ ? 0 : TMP_SRC2[495:480];
DEST[511:492] \leftarrow (TMP_SRC2[511:480] > FFFFH) \ ? FFFFH : TMP[511:492];

FI;
FOR j \leftarrow 0 TO KL-1
    i \leftarrow j \times 16
    IF k1[j] OR *no writemask*
        THEN
            DEST[i+15:i] \leftarrow TMP_DEST[i+15:i]
        ELSE
            IF *merging-masking* ; merging-masking

Ref. # 319433-023 5-511
THEN *DEST[i+15:i] remains unchanged*
ELSE *zeroing-masking* ; zeroing-masking
    DEST[i+15:i] ← 0
FI

FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalents**

VPACKUSDW__m512i _mm512_packus_epi32(__m512i m1, __m512i m2);
VPACKUSDW__m512i _mm512_mask_packus_epi32(__m512i s, __mmask32 k, __m512i m1, __m512i m2);
VPACKUSDW__m512i _mm512_maskz_packus_epi32(__mmask32 k, __m512i m1, __m512i m2);
VPACKUSDW__m256i _mm256_mask_packus_epi32(__m256i s, __mmask16 k, __m256i m1, __m256i m2);
VPACKUSDW__m256i _mm256_maskz_packus_epi32(__mmask16 k, __m256i m1, __m256i m2);
VPACKUSDW__m128i _mm_mask_packus_epi32(__m128i s, __mmask8 k, __m128i m1, __m128i m2);
VPACKUSDW__m128i _mm_maskz_packus_epi32(__mmask8 k, __m128i m1, __m128i m2);
PACKUSDW__m128i _mm_packus_epi32(__m128i m1, __m128i m2);
VPACKUSDW__m256i _mm256_packus_epi32(__m256i m1, __m256i m2);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.
### PACKUSWB—Pack with Unsigned Saturation

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 67 / r PACKUSWB xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Converts 8 signed word integers from xmm1 and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F 67 / r VPACKUSWB xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Converts 8 signed word integers from xmm2 and 8 signed word integers from xmm3/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F 67 / r VPACKUSWB ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Converts 16 signed word integers from ymm2 and 16 signed word integers from ymm3/m256 into 32 unsigned byte integers in ymm1 using unsigned saturation.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F,WIG 67 / r VPACKUSWB xmm1[k1][z], xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Converts signed word integers from xmm2 and signed word integers from xmm3/m128 into unsigned byte integers in xmm1 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F,WIG 67 / r VPACKUSWB ymm1[k1][z], ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Converts signed word integers from ymm2 and signed word integers from ymm3/m256 into unsigned byte integers in ymm1 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F,WIG 67 / r VPACKUSWB zmm1[k1][z], zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Converts signed word integers from zmm2 and signed word integers from zmm3/m512 into unsigned byte integers in zmm1 using unsigned saturation under writemask k1.</td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

#### Description

Converts 8, 16 or 32 signed word integers from the first source operand and 8, 16 or 32 signed word integers from the second source operand into 16, 32 or 64 unsigned byte integers and stores the result in the destination operand. If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than 00H), the saturated unsigned byte integer value of FFH or 00H, respectively, is stored in the destination.

EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register or a 512-bit memory location. The destination operand is a ZMM register.

VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or a 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.
Operation

**PACKUSWB (Legacy SSE instruction)**

- `DEST[7:0] ← SaturateSignedWordToUnsignedByte (DEST[15:0]);`
- `DEST[15:8] ← SaturateSignedWordToUnsignedByte (DEST[31:16]);`
- `DEST[23:16] ← SaturateSignedWordToUnsignedByte (DEST[47:32]);`
- `DEST[31:24] ← SaturateSignedWordToUnsignedByte (DEST[63:48]);`
- `DEST[39:32] ← SaturateSignedWordToUnsignedByte (DEST[79:64]);`
- `DEST[47:40] ← SaturateSignedWordToUnsignedByte (DEST[95:80]);`
- `DEST[55:48] ← SaturateSignedWordToUnsignedByte (DEST[111:96]);`
- `DEST[63:56] ← SaturateSignedWordToUnsignedByte (DEST[127:112]);`
- `DEST[71:64] ← SaturateSignedWordToUnsignedByte (SRC[15:0]);`
- `DEST[79:72] ← SaturateSignedWordToUnsignedByte (SRC[31:16]);`
- `DEST[87:80] ← SaturateSignedWordToUnsignedByte (SRC[47:32]);`
- `DEST[95:88] ← SaturateSignedWordToUnsignedByte (SRC[63:48]);`
- `DEST[103:96] ← SaturateSignedWordToUnsignedByte (SRC[79:64]);`
- `DEST[111:104] ← SaturateSignedWordToUnsignedByte (SRC[95:80]);`
- `DEST[119:112] ← SaturateSignedWordToUnsignedByte (SRC[111:96]);`
- `DEST[127:120] ← SaturateSignedWordToUnsignedByte (SRC[127:112]);`
- `DEST[MAX_VL-1:128] ← 0;`

**PACKUSWB (VEX.128 encoded version)**

- `DEST[7:0] ← SaturateSignedWordToUnsignedByte (SRC1[15:0]);`
- `DEST[15:8] ← SaturateSignedWordToUnsignedByte (SRC1[31:16]);`
- `DEST[23:16] ← SaturateSignedWordToUnsignedByte (SRC1[47:32]);`
- `DEST[31:24] ← SaturateSignedWordToUnsignedByte (SRC1[63:48]);`
- `DEST[39:32] ← SaturateSignedWordToUnsignedByte (SRC1[79:64]);`
- `DEST[47:40] ← SaturateSignedWordToUnsignedByte (SRC1[95:80]);`
- `DEST[55:48] ← SaturateSignedWordToUnsignedByte (SRC1[111:96]);`
- `DEST[63:56] ← SaturateSignedWordToUnsignedByte (SRC1[127:112]);`
- `DEST[71:64] ← SaturateSignedWordToUnsignedByte (SRC2[15:0]);`
- `DEST[79:72] ← SaturateSignedWordToUnsignedByte (SRC2[31:16]);`
- `DEST[87:80] ← SaturateSignedWordToUnsignedByte (SRC2[47:32]);`
- `DEST[95:88] ← SaturateSignedWordToUnsignedByte (SRC2[63:48]);`
- `DEST[103:96] ← SaturateSignedWordToUnsignedByte (SRC2[79:64]);`
- `DEST[111:104] ← SaturateSignedWordToUnsignedByte (SRC2[95:80]);`
- `DEST[119:112] ← SaturateSignedWordToUnsignedByte (SRC2[111:96]);`
- `DEST[127:120] ← SaturateSignedWordToUnsignedByte (SRC2[127:112]);`
- `DEST[MAX_VL-1:128] ← 0;`

**VPACKUSWB (VEX.256 encoded version)**

- `DEST[7:0] ← SaturateSignedWordToUnsignedByte (SRC1[15:0]);`
- `DEST[15:8] ← SaturateSignedWordToUnsignedByte (SRC1[31:16]);`
- `DEST[23:16] ← SaturateSignedWordToUnsignedByte (SRC1[47:32]);`
- `DEST[31:24] ← SaturateSignedWordToUnsignedByte (SRC1[63:48]);`
- `DEST[39:32] ← SaturateSignedWordToUnsignedByte (SRC1[79:64]);`
- `DEST[47:40] ← SaturateSignedWordToUnsignedByte (SRC1[95:80]);`
- `DEST[55:48] ← SaturateSignedWordToUnsignedByte (SRC1[111:96]);`
- `DEST[63:56] ← SaturateSignedWordToUnsignedByte (SRC1[127:112]);`
- `DEST[71:64] ← SaturateSignedWordToUnsignedByte (SRC2[15:0]);`
- `DEST[79:72] ← SaturateSignedWordToUnsignedByte (SRC2[31:16]);`
- `DEST[87:80] ← SaturateSignedWordToUnsignedByte (SRC2[47:32]);`
- `DEST[95:88] ← SaturateSignedWordToUnsignedByte (SRC2[63:48]);`
- `DEST[103:96] ← SaturateSignedWordToUnsignedByte (SRC2[79:64]);`
- `DEST[111:104] ← SaturateSignedWordToUnsignedByte (SRC2[95:80]);`
DEST[119:112] ← SaturateSignedWordToUnsignedByte (SRC2[111:96]);
DEST[127:120] ← SaturateSignedWordToUnsignedByte (SRC2[127:112]);
DEST[135:128] ← SaturateSignedWordToUnsignedByte (SRC1[143:128]);
DEST[143:136] ← SaturateSignedWordToUnsignedByte (SRC1[159:144]);
DEST[151:144] ← SaturateSignedWordToUnsignedByte (SRC1[175:160]);
DEST[159:152] ← SaturateSignedWordToUnsignedByte (SRC1[191:176]);
DEST[167:160] ← SaturateSignedWordToUnsignedByte (SRC1[207:192]);
DEST[175:168] ← SaturateSignedWordToUnsignedByte (SRC1[223:208]);
DEST[183:176] ← SaturateSignedWordToUnsignedByte (SRC1[239:224]);
DEST[191:184] ← SaturateSignedWordToUnsignedByte (SRC1[255:240]);
DEST[199:192] ← SaturateSignedWordToUnsignedByte (SRC2[143:128]);
DEST[207:200] ← SaturateSignedWordToUnsignedByte (SRC2[159:144]);
DEST[215:208] ← SaturateSignedWordToUnsignedByte (SRC2[175:160]);
DEST[223:216] ← SaturateSignedWordToUnsignedByte (SRC2[191:176]);
DEST[231:224] ← SaturateSignedWordToUnsignedByte (SRC2[207:192]);
DEST[239:232] ← SaturateSignedWordToUnsignedByte (SRC2[223:208]);
DEST[247:240] ← SaturateSignedWordToUnsignedByte (SRC2[239:224]);
DEST[255:248] ← SaturateSignedWordToUnsignedByte (SRC2[255:240]);
DEST[MAX_VL-1:256] ← 0;

VPACKUSwB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
TMP_DEST[7:0] ← SaturateSignedWordToUnsignedByte (SRC1[15:0]);
TMP_DEST[15:8] ← SaturateSignedWordToUnsignedByte (SRC1[31:16]);
TMP_DEST[23:16] ← SaturateSignedWordToUnsignedByte (SRC1[47:32]);
TMP_DEST[31:24] ← SaturateSignedWordToUnsignedByte (SRC1[63:48]);
TMP_DEST[39:32] ← SaturateSignedWordToUnsignedByte (SRC1[79:64]);
TMP_DEST[47:40] ← SaturateSignedWordToUnsignedByte (SRC1[95:80]);
TMP_DEST[55:48] ← SaturateSignedWordToUnsignedByte (SRC1[111:96]);
TMP_DEST[63:56] ← SaturateSignedWordToUnsignedByte (SRC1[127:112]);
TMP_DEST[71:64] ← SaturateSignedWordToUnsignedByte (SRC1[15:0]);
TMP_DEST[79:72] ← SaturateSignedWordToUnsignedByte (SRC2[31:16]);
TMP_DEST[87:80] ← SaturateSignedWordToUnsignedByte (SRC2[47:32]);
TMP_DEST[95:88] ← SaturateSignedWordToUnsignedByte (SRC2[63:48]);
TMP_DEST[103:96] ← SaturateSignedWordToUnsignedByte (SRC2[79:64]);
TMP_DEST[111:104] ← SaturateSignedWordToUnsignedByte (SRC2[95:80]);
TMP_DEST[119:112] ← SaturateSignedWordToUnsignedByte (SRC2[111:96]);
IF VL >= 256
    TMP_DEST[135:128] ← SaturateSignedWordToUnsignedByte (SRC1[143:128]);
    TMP_DEST[143:136] ← SaturateSignedWordToUnsignedByte (SRC1[159:144]);
    TMP_DEST[151:144] ← SaturateSignedWordToUnsignedByte (SRC1[175:160]);
    TMP_DEST[159:152] ← SaturateSignedWordToUnsignedByte (SRC1[191:176]);
    TMP_DEST[167:160] ← SaturateSignedWordToUnsignedByte (SRC1[207:192]);
    TMP_DEST[175:168] ← SaturateSignedWordToUnsignedByte (SRC1[223:208]);
    TMP_DEST[183:176] ← SaturateSignedWordToUnsignedByte (SRC1[239:224]);
    TMP_DEST[191:184] ← SaturateSignedWordToUnsignedByte (SRC1[255:240]);
    TMP_DEST[199:192] ← SaturateSignedWordToUnsignedByte (SRC2[143:128]);
    TMP_DEST[207:200] ← SaturateSignedWordToUnsignedByte (SRC2[159:144]);
    TMP_DEST[215:208] ← SaturateSignedWordToUnsignedByte (SRC2[175:160]);
    TMP_DEST[223:216] ← SaturateSignedWordToUnsignedByte (SRC2[191:176]);
    TMP_DEST[231:224] ← SaturateSignedWordToUnsignedByte (SRC2[207:192]);
    TMP_DEST[239:232] ← SaturateSignedWordToUnsignedByte (SRC2[223:208]);
    TMP_DEST[247:240] ← SaturateSignedWordToUnsignedByte (SRC2[239:224]);
FOR j ← 0 TO KL-1
  i ← j * 8
  IF k1[j] OR *no writemask*
  THEN
    DEST[i+7:i] ← TMP_DEST[i+7:i]
  ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+7:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+7:i] ← 0
  FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalents

VPACKUSWB__m512i_mm512_packus_epi16(__m512i m1, __m512i m2);
VPACKUSWB__m512i_mm512_mask_packus_epi16(__m512i s, __mmask64 k, __m512i m1, __m512i m2);
VPACKUSWB__m512i_mm512_maskz_packus_epi16(__mmask64 k, __m512i m1, __m512i m2);
VPACKUSWB__m256i_mm256_mask_packus_epi16(__m256i s, __mmask32 k, __m256i m1, __m256i m2);
VPACKUSWB__m256i_mm256_maskz_packus_epi16(__mmask32 k, __m256i m1, __m256i m2);
VPACKUSWB__m128i_mm_mask_packus_epi16(__m128i s, __mmask16 k, __m128i m1, __m128i m2);
VPACKUSWB__m128i_mm_maskz_packus_epi16(__mmask16 k, __m128i m1, __m128i m2);
PACKUSWB__m128i_mm_packus_epi16(__m128i m1, __m128i m2);
VPACKUSWB__m256i_mm256_packus_epi16(__m256i m1, __m256i m2);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
## INSTRUCTION SET REFERENCE, A-Z

### PADDR/PADDW/PADD/DADDQ—Add Packed Integers

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F FC /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed byte integers from xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>PADDDB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F FD /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed word integers from xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>PADDW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F FE /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed doubleword integers from xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>PADDQ xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG FC /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed byte integers from xmm2, and xmm3/m128 and store in xmm1.</td>
</tr>
<tr>
<td>VPADDB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG FD /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed word integers from xmm2, xmm3/m128 and store in xmm1.</td>
</tr>
<tr>
<td>VPADDW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG FE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed doubleword integers from xmm2, xmm3/m128 and store in xmm1.</td>
</tr>
<tr>
<td>VPADDD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG D4 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed quadword integers from xmm2, xmm3/m128 and store in xmm1.</td>
</tr>
<tr>
<td>VPADDQ xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG FC /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed byte integers from ymm2, and ymm3/m256 and store in ymm1.</td>
</tr>
<tr>
<td>VPADD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG FD /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed word integers from ymm2, ymm3/m256 and store in ymm1.</td>
</tr>
<tr>
<td>VPADDW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG FE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed doubleword integers from ymm2, ymm3/m256 and store in ymm1.</td>
</tr>
<tr>
<td>VPADDD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG D4 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed quadword integers from ymm2, ymm3/m256 and store in ymm1.</td>
</tr>
<tr>
<td>VPADDQ ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG FC /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed byte integers from xmm2, and xmm3/m128 and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPADD xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG FD /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed word integers from xmm2, and xmm3/m128 and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPADDW xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W0 FE /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Add packed doubleword integers from xmm2, and xmm3/m128/m32bcst and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPADD xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The PADDB and VPADDB instructions add packed byte integers from the first source operand and second source operand and store the packed integer results in the destination operand. When an individual result is too large to be represented in 8 bits (overflow), the result is wrapped around and the low 8 bits are written to the destination operand (that is, the carry is ignored).

---

**Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

The PADDB and VPADDB instructions add packed byte integers from the first source operand and second source operand and store the packed integer results in the destination operand. When an individual result is too large to be represented in 8 bits (overflow), the result is wrapped around and the low 8 bits are written to the destination operand (that is, the carry is ignored).
The PADDW and VPADDW instructions add packed word integers from the first source operand and second source operand and store the packed integer results in the destination operand. When an individual result is too large to be represented in 16 bits (overflow), the result is wrapped around and the low 16 bits are written to the destination operand (that is, the carry is ignored).

The PADD and VPADD instructions add packed doubleword integers from the first source operand and second source operand and store the packed integer results in the destination operand. When an individual result is too large to be represented in 32 bits (overflow), the result is wrapped around and the low 32 bits are written to the destination operand (that is, the carry is ignored).

The PADDQ and VPADDQ instructions add packed quadword integers from the first source operand and second source operand and store the packed integer results in the destination operand. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination operand (that is, the carry is ignored).

Note that the (V)PADD, (V)PADDW, (V)PADDD and (V)PADDQ instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values operated on.

EVEX encoded VPADD/Q: The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask.

EVEX encoded VPADDB/W: The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. the upper bits (MAX_VL-1:256) of the destination are cleared.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

**Operation**

**PADD (Legacy SSE instruction)**

\[ \text{DEST}[7:0] \leftarrow \text{DEST}[7:0] + \text{SRC}[7:0]; \]
\[ (* \text{Repeat add operation for 2nd through 15th byte} *) \]
\[ \text{DEST}[127:120] \leftarrow \text{DEST}[127:120] + \text{SRC}[127:120]; \]
\[ \text{DEST}[\text{MAX_VL}-1:128] \text{ (Unmodified)} \]

**PADDW (Legacy SSE instruction)**

\[ \text{DEST}[15:0] \leftarrow \text{DEST}[15:0] + \text{SRC}[15:0]; \]
\[ (* \text{Repeat add operation for 2nd through 7th word} *) \]
\[ \text{DEST}[127:112] \leftarrow \text{DEST}[127:112] + \text{SRC}[127:112]; \]
\[ \text{DEST}[\text{MAX_VL}-1:128] \text{ (Unmodified)} \]

**PADDD (Legacy SSE instruction)**

\[ \text{DEST}[31:0] \leftarrow \text{DEST}[31:0] + \text{SRC}[31:0]; \]
\[ (* \text{Repeat add operation for 2nd and 3rd doubleword} *) \]
\[ \text{DEST}[127:96] \leftarrow \text{DEST}[127:96] + \text{SRC}[127:96]; \]
\[ \text{DEST}[\text{MAX_VL}-1:128] \text{ (Unmodified)} \]

**PADDQ (Legacy SSE instruction)**

\[ \text{DEST}[63:0] \leftarrow \text{DEST}[63:0] + \text{SRC}[63:0]; \]
VPADDB (VEX.128 encoded instruction)

\[
\text{DEST}[7:0] \leftarrow \text{SRC}[7:0] + \text{SRC2}[7:0];
\]
(* Repeat add operation for 2nd through 15th byte *)
\[
\text{DEST}[127:120] \leftarrow \text{SRC}[127:120] + \text{SRC2}[127:120];
\]
\[
\text{DEST}[\text{MAX_VL}-1:128] \leftarrow 0;
\]

VPADDW (VEX.128 encoded instruction)

\[
\text{DEST}[15:0] \leftarrow \text{SRC}[15:0] + \text{SRC2}[15:0];
\]
(* Repeat add operation for 2nd through 7th word *)
\[
\text{DEST}[127:112] \leftarrow \text{SRC}[127:112] + \text{SRC2}[127:112];
\]
\[
\text{DEST}[\text{MAX_VL}-1:128] \leftarrow 0;
\]

VPADD (VEX.128 encoded instruction)

\[
\text{DEST}[31:0] \leftarrow \text{SRC}[31:0] + \text{SRC2}[31:0];
\]
(* Repeat add operation for 2nd and 3rd doubleword *)
\[
\text{DEST}[127:96] \leftarrow \text{SRC}[127:96] + \text{SRC2}[127:96];
\]
\[
\text{DEST}[\text{MAX_VL}-1:128] \leftarrow 0;
\]

VPADDQ (VEX.128 encoded instruction)

\[
\text{DEST}[63:0] \leftarrow \text{SRC}[63:0] + \text{SRC2}[63:0];
\]
\[
\text{DEST}[127:64] \leftarrow \text{SRC}[127:64] + \text{SRC2}[127:64];
\]
\[
\text{DEST}[\text{MAX_VL}-1:128] \leftarrow 0;
\]

VPADDB (VEX.256 encoded instruction)

\[
\text{DEST}[7:0] \leftarrow \text{SRC}[7:0] + \text{SRC2}[7:0];
\]
(* Repeat add operation for 2nd through 31th byte *)
\[
\text{DEST}[255:248] \leftarrow \text{SRC}[255:248] + \text{SRC2}[255:248];
\]

VPADDW (VEX.256 encoded instruction)

\[
\text{DEST}[15:0] \leftarrow \text{SRC}[15:0] + \text{SRC2}[15:0];
\]
(* Repeat add operation for 2nd through 15th word *)
\[
\text{DEST}[255:240] \leftarrow \text{SRC}[255:240] + \text{SRC2}[255:240];
\]

VPADD (VEX.256 encoded instruction)

\[
\text{DEST}[31:0] \leftarrow \text{SRC}[31:0] + \text{SRC2}[31:0];
\]
(* Repeat add operation for 2nd and 7th doubleword *)
\[
\text{DEST}[255:224] \leftarrow \text{SRC}[255:224] + \text{SRC2}[255:224];
\]

VPADDQ (VEX.256 encoded instruction)

\[
\text{DEST}[63:0] \leftarrow \text{SRC}[63:0] + \text{SRC2}[63:0];
\]
\[
\text{DEST}[127:64] \leftarrow \text{SRC}[127:64] + \text{SRC2}[127:64];
\]
\[
\text{DEST}[191:128] \leftarrow \text{SRC}[191:128] + \text{SRC2}[191:128];
\]
\[
\text{DEST}[255:192] \leftarrow \text{SRC}[255:192] + \text{SRC2}[255:192];
\]

VPADDB (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR \(j \leftarrow 0 \) TO \(KL-1\)
\[
i \leftarrow j \times 8
\]
\[
\text{IF } k1[j] \text{ OR *no writemask*}
\]
\[
\text{THEN } \text{DEST}[i+7:j] \leftarrow \text{SRC1}[i+7:j] + \text{SRC2}[i+7:j]
\]

Ref. # 319433-023

5-521
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[i+7:i] remains unchanged*
  ELSE *zeroing-masking* ; zeroing-masking
    DEST[i+7:i] = 0
  FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPADDW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:i] ← SRC1[i+15:i] + SRC2[i+15:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+15:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+15:i] = 0
    FI
  FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPADDD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN DEST[i+31:i] ← SRC1[i+31:i] + SRC2[31:0]
      ELSE DEST[i+31:i] ← SRC1[i+31:i] + SRC2[i+31:i]
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0
VPADDQ (EVEX encoded versions)

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 64\)
  IF \(k1[j] \text{ OR *no writemask*}\)
    THEN
      IF \((EVEX.b = 1) \text{ AND (SRC2 *is memory*)}\)
        THEN \(\text{DEST}[i+63:i] \leftarrow \text{SRC1}[i+63:i] + \text{SRC2}[63:0]\)
        ELSE \(\text{DEST}[i+63:i] \leftarrow \text{SRC1}[i+63:i] + \text{SRC2}[i+63:i]\)
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN \(\text{DEST}[i+63:i] \text{ remains unchanged*}\)
      ELSE \(\text{zeroing-masking} ; \text{zeroing-masking}\)
        \(\text{DEST}[i+63:i] \leftarrow 0\)
      FI
    FI
ENDFOR;
\(\text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents

VPADD__m512i _mm512_add_epi8 ( __m512i a, __m512i b)
VPADDW__m512i _mm512_add_epi16 ( __m512i a, __m512i b)
VPADDW__m512i _mm512_mask_add_epi8 ( __m512i s, __mmask64 m, __m512i a, __m512i b)
VPADDW__m512i _mm512_mask_add_epi16 ( __m512i s, __mmask32 m, __m512i a, __m512i b)
VPADDW__m512i _mm512_maskz_add_epi8 ( __mmask64 m, __m512i a, __m512i b)
VPADDW__m512i _mm512_maskz_add_epi16 ( __mmask32 m, __m512i a, __m512i b)
VPADDW__m256i _mm256_add_epi8 ( __m256i s, __mmask32 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_add_epi16 ( __m256i s, __mmask16 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_mask_add_epi8 ( __mmask32 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_mask_add_epi16 ( __mmask16 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_maskz_add_epi8 ( __mmask16 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_maskz_add_epi16 ( __mmask8 m, __m256i a, __m256i b)
VPADDW__m128i _mm128_add_epi8 ( __m128i s, __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_add_epi16 ( __m128i s, __mmask4 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_mask_add_epi8 ( __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_mask_add_epi16 ( __mmask4 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_maskz_add_epi8 ( __mmask4 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_maskz_add_epi16 ( __mmask8 m, __m128i a, __m128i b)
VPADDW__m256i _mm256_add_epi32 ( __m256i s, __mmask16 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_add_epi16 ( __m256i s, __mmask8 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_mask_add_epi32 ( __mmask16 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_mask_add_epi16 ( __mmask8 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_maskz_add_epi32 ( __mmask16 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_maskz_add_epi16 ( __mmask8 m, __m256i a, __m256i b)
VPADDW__m128i _mm128_add_epi32 ( __m128i s, __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_add_epi16 ( __m128i s, __mmask4 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_mask_add_epi32 ( __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_mask_add_epi16 ( __mmask4 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_maskz_add_epi32 ( __mmask4 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_maskz_add_epi16 ( __mmask8 m, __m128i a, __m128i b)
VPADDW__m256i _mm256_add_epi64 ( __m256i s, __mmask8 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_add_epi32 ( __m256i s, __mmask8 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_mask_add_epi64 ( __mmask8 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_mask_add_epi32 ( __mmask8 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_maskz_add_epi64 ( __mmask8 m, __m256i a, __m256i b)
VPADDW__m256i _mm256_maskz_add_epi32 ( __mmask8 m, __m256i a, __m256i b)
VPADDW__m128i _mm128_add_epi64 ( __m128i s, __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_add_epi32 ( __m128i s, __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_mask_add_epi64 ( __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_mask_add_epi32 ( __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_maskz_add_epi64 ( __mmask8 m, __m128i a, __m128i b)
VPADDW__m128i _mm128_maskz_add_epi32 ( __mmask8 m, __m128i a, __m128i b)
PADDB__m128i _mm_add_epi8 ( __m128i a, __m128i b)
PADDW__m128i _mm_add_epi16 ( __m128i a, __m128i b)
PADDW__m128i _mm_add_epi32 ( __m128i a, __m128i b)
PADDW__m128i _mm_add_epi64 ( __m128i a, __m128i b)
VPADDW__m256i _mm256_add_epi8 ( __m256i a, __m256i b)
VPADDW __m256i _mm256_add_epi16 ( __m256i a, __m256i b)  
VPADD __m256i _mm256_add_epi32 ( __m256i a, __m256i b)  
VPADDQ __m256i _mm256_add_epi64 ( __m256i a, __m256i b)  

**SIMD Floating-Point Exceptions**  
None  

**Other Exceptions**  
Non-EVEX-encoded instruction, see Exceptions Type 4.  
EVEX-encoded VPADD/Q, see Exceptions Type E4.  
EVEX-encoded VPADDB/W, see Exceptions Type E4.nb.
## INSTRUCTION SET REFERENCE, A-Z

### PADDSB/PADDSSW—Add Packed Signed Integers with Signed Saturation

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F EC /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed signed byte integers from xmm2/m128 and xmm1 and saturate the results.</td>
</tr>
<tr>
<td>PADDSB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F ED /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed signed word integers from xmm2/m128 and xmm1 and saturate the results.</td>
</tr>
<tr>
<td>PADDSSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F EC</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed signed byte integers from xmm2, and xmm3/m128 and store the saturated results in xmm1.</td>
</tr>
<tr>
<td>VPADDSB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F ED</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed signed word integers from xmm2, and xmm3/m128 and store the saturated results in xmm1.</td>
</tr>
<tr>
<td>VPADDSSW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F EC</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed signed byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.</td>
</tr>
<tr>
<td>VPADDSB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F ED</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed signed word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.</td>
</tr>
<tr>
<td>VPADDSSW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG EC /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Add packed signed byte integers from xmm2, and xmm3/m128 and store the saturated results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDSB xmm1 (k1)[z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG EC /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Add packed signed byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDSSW ymm1 (k1)[z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG EC /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add packed signed byte integers from zmm2, and zmm3/m512 and store the saturated results in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDSB zmm1 (k1)[z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG ED /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Add packed signed word integers from xmm2, and xmm3/m128 and store the saturated results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDSSW xmm1 (k1)[z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG ED /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Add packed signed word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDSSW ymm1 (k1)[z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG ED /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add packed signed word integers from zmm2, and zmm3/m512 and store the saturated results in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDSSW zmm1 (k1)[z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Ref. # 319433-023  5-525
Description

(V)PADDSB performs a SIMD add of the packed signed integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

(V)PADDSW performs a SIMD add of the packed signed word integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand is an ZMM/YMM/XMM register or a memory location. The destination operand is an ZMM/YMM/XMM register.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or a 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.

Operation

PADDSB (Legacy SSE instruction)

DEST[7:0] ← SaturateToSignedByte (DEST[7:0] + SRC[7:0]);
(*) Repeat add operation for 2nd through 15th bytes *)
DEST[MAX_VL-1:128] (Unmodified)

PADDSW (Legacy SSE instruction)

DEST[15:0] ← SaturateToSignedWord (DEST[15:0] + SRC[15:0]);
(*) Repeat add operation for 2nd through 7th words *)
DEST[MAX_VL-1:128] (Unmodified)

VPADDSB (VEX.128 encoded version)

DEST[7:0] ← SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(*) Repeat add operation for 2nd through 15th bytes *)
DEST[MAX_VL-1:128] ← 0

VPADDSW (VEX.128 encoded version)

DEST[15:0] ← SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
(*) Repeat add operation for 2nd through 7th words *)
DEST[MAX_VL-1:128] ← 0

VPADDSB (VEX.256 encoded version)

DEST[7:0] ← SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(*) Repeat add operation for 2nd through 31st bytes *)
DEST[MAX_VL-1:256] ← 0

VPADDSW (VEX.256 encoded version)

DEST[15:0] ← SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
VPADDSB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
  i ← j * 8
  IF k1[j] OR *no writemask*
    THEN DEST[i+7:i] ← SaturateToSignedByte (SRC1[i+7:i] + SRC2[i+7:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+7:i] remains unchanged*;
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+7:i] = 0
    FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPADDSW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:i] ← SaturateToSignedWord (SRC1[i+15:i] + SRC2[i+15:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+15:i] remains unchanged*;
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+15:i] = 0
    FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalents**

```
VPADDSB__m512i _mm512_adds_epi8 ( __m512i a, __m512i b)
VPADDSW__m512i _mm512_adds_epi16 ( __m512i a, __m512i b)
VPADDSB__m512i _mm512_mask_adds_epi8 ( __m512i s, __mmask64 m, __m512i a, __m512i b)
VPADDSW__m512i _mm512_mask_adds_epi16 ( __m512i s, __mmask32 m, __m512i a, __m512i b)
VPADDSB__m512i _mm512_maskz_adds_epi8 (__mmask64 m, __m512i a, __m512i b)
VPADDSW__m512i _mm512_maskz_adds_epi16 (__mmask32 m, __m512i a, __m512i b)
VPADDSB__m256i _mm256_adds_epi8 ( __m256i a, __m256i b)
VPADDSW__m256i _mm256_adds_epi16 ( __m256i a, __m256i b)
VPADDSB__m256i _mm256_mask_adds_epi8 ( __m256i s, __mmask64 m, __m256i a, __m256i b)
VPADDSW__m256i _mm256_mask_adds_epi16 ( __m256i s, __mmask32 m, __m256i a, __m256i b)
VPADDSB__m256i _mm256_maskz_adds_epi8 (__mmask64 m, __m256i a, __m256i b)
VPADDSW__m256i _mm256_maskz_adds_epi16 (__mmask32 m, __m256i a, __m256i b)
VPADDSB__m128i _mm_adds_epi8 ( __m128i a, __m128i b)
VPADDSW__m128i _mm_adds_epi16 ( __m128i a, __m128i b)
VPADDSB__m128i _mm_mask_adds_epi8 ( __m128i s, __mmask128 m, __m128i a, __m128i b)
VPADDSW__m128i _mm_mask_adds_epi16 ( __m128i s, __mmask64 m, __m128i a, __m128i b)
VPADDSB__m128i _mm_maskz_adds_epi8 (__mmask128 m, __m128i a, __m128i b)
VPADDSW__m128i _mm_maskz_adds_epi16 (__mmask64 m, __m128i a, __m128i b)
PADDSB__m128i _mm_adds_epi8 ( __m128i a, __m128i b)
```
INSTRUCTION SET REFERENCE, A-Z

PADDSW__m128i _mm_adds_epi16 ( __m128i a, __m128i b)
VPADDSB__m128i _mm_adds_epi8 ( __m128i a, __m128i b)
VPADDSW__m128i _mm_adds_epi16 ( __m128i a, __m128i b)
VPADDSB__m256i _mm256_adds_epi8 ( __m256i a, __m256i b)
VPADDSW__m256i _mm256_adds_epi16 ( __m256i a, __m256i b)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
## PADDUSB/PADDUSW—Add Packed Unsigned Integers with Unsigned Saturation

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F DC /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed unsigned byte integers from xmm2/m128 and xmm1 and saturate the results.</td>
</tr>
<tr>
<td>PADDUSB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F DD /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Add packed unsigned word integers from xmm2/m128 and xmm1 and saturate the results.</td>
</tr>
<tr>
<td>PADDUSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F DC</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed unsigned byte integers from xmm2, and xmm3/m128 and store the saturated results in xmm1.</td>
</tr>
<tr>
<td>VPADDUSB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F DD</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Add packed unsigned word integers from xmm2, and xmm3/m128 and store the saturated results in xmm1.</td>
</tr>
<tr>
<td>VPADDUSW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F DC</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed unsigned byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.</td>
</tr>
<tr>
<td>VPADDUSB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F DD</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Add packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.</td>
</tr>
<tr>
<td>VPADDUSW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG DC /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed unsigned byte integers from xmm2, and xmm3/m128 and store the saturated results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDUSB xmm1 {k1}[z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG DC /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed unsigned byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDUSB ymm1 {k1}[z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:WIG DC /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add packed unsigned byte integers from zmm2, and zmm3/m512 and store the saturated results in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDUSB zmm1 {k1}[z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG DD /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed unsigned word integers from xmm2, and xmm3/m128 and store the saturated results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDUSW xmm1 {k1}[z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG DD /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Add packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDUSW ymm1 {k1}[z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:WIG DD /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add packed unsigned word integers from zmm2, and zmm3/m512 and store the saturated results in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPADDUSW zmm1 {k1}[z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description

(V)PADDUSB performs a SIMD add of the packed unsigned integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.

(V)PADDUSW performs a SIMD add of the packed unsigned word integers with saturation from the first source operand and second source operand and stores the packed integer results in the destination operand. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

EVEX encoded versions: The first source operand is an ZMM/YMM/XMM register. The second source operand is an ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination is an ZMM/YMM/XMM register.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: The first source operand is an YMM register. The second source operand is an YMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding destination register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.

Operation

**PADDUSB (Legacy SSE instruction)**

\[
\text{DEST}[7:0] \leftarrow \text{SaturateToUnsignedByte} (\text{DEST}[7:0] + \text{SRC}[7:0]);
\]

(* Repeat add operation for 2nd through 15th bytes * )

\[
\text{DEST}[127:120] \leftarrow \text{SaturateToUnsignedByte} (\text{DEST}[127:120] + \text{SRC}[127:120]);
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:128] \text{ (Unmodified)}
\]

**PADDUSW (Legacy SSE instruction)**

\[
\text{DEST}[15:0] \leftarrow \text{SaturateToUnsignedWord} (\text{DEST}[15:0] + \text{SRC}[15:0]);
\]

(* Repeat add operation for 2nd through 7th words * )

\[
\text{DEST}[127:112] \leftarrow \text{SaturateToUnsignedWord} (\text{DEST}[127:112] + \text{SRC}[127:112])
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:128] \text{ (Unmodified)}
\]

**VPADDUSB (VEX.128 encoded version)**

\[
\text{DEST}[7:0] \leftarrow \text{SaturateToUnsignedByte} (\text{SRC1}[7:0] + \text{SRC2}[7:0]);
\]

(* Repeat add operation for 2nd through 15th bytes * )

\[
\text{DEST}[127:120] \leftarrow \text{SaturateToUnsignedByte} (\text{SRC1}[127:120] + \text{SRC2}[127:120]);
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0
\]

**VPADDUSW (VEX.128 encoded version)**

\[
\text{DEST}[15:0] \leftarrow \text{SaturateToUnsignedWord} (\text{SRC1}[15:0] + \text{SRC2}[15:0]);
\]

(* Repeat add operation for 2nd through 7th words * )

\[
\text{DEST}[127:112] \leftarrow \text{SaturateToUnsignedWord} (\text{SRC1}[127:112] + \text{SRC2}[127:112])
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0
\]

**VPADDUSB (VEX.256 encoded version)**

\[
\text{DEST}[7:0] \leftarrow \text{SaturateToUnsignedByte} (\text{SRC1}[7:0] + \text{SRC2}[7:0]);
\]

(* Repeat add operation for 2nd through 31st bytes * )

\[
\text{DEST}[255:248] \leftarrow \text{SaturateToUnsignedByte} (\text{SRC1}[255:248] + \text{SRC2}[255:248]);
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0
\]

**VPADDUSW (VEX.256 encoded version)**

\[
\text{DEST}[15:0] \leftarrow \text{SaturateToUnsignedWord} (\text{SRC1}[15:0] + \text{SRC2}[15:0]);
\]
(* Repeat add operation for 2nd through 15th words *)
DEST[MAX_VL-1:256] ← 0

VPADDUSB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
  i ← j * 8
  IF k1[j] OR *no writemask*
    THEN DEST[i+7:i] ← SaturateToUnsignedByte (SRC1[i+7:i] + SRC2[i+7:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+7:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+7:i] = 0
      FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPADDUSW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:i] ← SaturateToUnsignedWord (SRC1[i+15:i] + SRC2[i+15:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+15:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+15:i] = 0
      FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalents

VPADDUSB__m512i _mm512_adds_epu8 ( __m512i a, __m512i b)
VPADDUSW__m512i _mm512_adds_epu16 ( __m512i a, __m512i b)
VPADDUSB__m512i __mm512_adds_epu8 ( __m512i s, __mmask64 m, __m512i a, __m512i b)
VPADDUSW__m512i __mm512_adds_epu16 ( __m512i s, __mmask32 m, __m512i a, __m512i b)
VPADDUSB__m512i __mm512_mask_adds_epu8 ( __m512i s, __mmask64 m, __m512i a, __m512i b)
VPADDUSW__m512i __mm512_mask_adds_epu16 ( __m512i s, __mmask32 m, __m512i a, __m512i b)
VPADDUSB__m256i __mm256_maskz_adds_epu8 ( __m256i s, __mmask16 m, __m256i a, __m256i b)
VPADDUSW__m256i __mm256_maskz_adds_epu16 ( __m256i s, __mmask8 m, __m256i a, __m256i b)
VPADDUSB__m128i __mm128_maskz_adds_epu8 ( __m128i s, __mmask8 m, __m128i a, __m128i b)
VPADDUSW__m128i __mm128_maskz_adds_epu16 ( __m128i s, __mmask8 m, __m128i a, __m128i b)

Ref. # 319433-023
PADDUSW__m128i__mm_adds_epu16(__m128i a, __m128i b)
VPADDUSB__m256i__mm256_adds_epu8(__m256i a, __m256i b)
VPADDUSW__m256i__mm256_adds_epu16(__m256i a, __m256i b)

**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
**PALIGNR—Byte Align**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 3A 0F / r ib PALIGNR xmm1, xmm2/m128, imm8</td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Concatenate destination and source operands, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F3A 0F / r ib VPALIGNR xmm1, xmm2, xmm3/m128, imm8</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Concatenate xmm2 and xmm3/m128 into a 32-byte intermediate result, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F3A 0F / r ib VPALIGNR ymm1, ymm2, ymm3/m256, imm8</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Concatenate pairs of 16 bytes in ymm2 and ymm3/m256 into 32-byte intermediate result, extract byte-aligned, 16-byte result shifted to the right by constant values in imm8 from each intermediate result, and two 16-byte results are stored in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.WIG 0F / r ib VPALIGNR xmm1 [k1][z], xmm2, xmm3/m128, imm8</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Concatenate pairs of 16 bytes in ymm2 and ymm3/m256 into 32-byte intermediate result, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.WIG 0F / r ib VPALIGNR ymm1 [k1][z], ymm2, ymm3/m256, imm8</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Concatenate pairs of 16 bytes in ymm2 and ymm3/m256 into 32-byte intermediate result, extract byte-aligned, 16-byte result shifted to the right by constant values in imm8 from each intermediate result, and two 16-byte results are stored in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.WIG 0F / r ib VPALIGNR zmm1 [k1][z], zmm2, zmm3/m512, imm8</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Concatenate pairs of 16 bytes in zmm2 and zmm3/m512 into 32-byte intermediate result, extract byte-aligned, 16-byte result shifted to the right by constant values in imm8 from each intermediate result, and four 16-byte results are stored in zmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

PALIGNR concatenates the first source operand and the second source operand into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the right aligned result into the destination. The immediate value is considered unsigned. Immediate shift counts larger than 32 for 128-bit operands produces a zero result.

Legacy SSE instructions: In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

EVEX.512 encoded version: The first source operand is a ZMM register and contains four 16-byte blocks. The second source operand is a ZMM register or a 512-bit memory location containing four 16-byte block. The destination operand is a ZMM register and contain four 16-byte results. The imm8[7:0] is the common shift count used for each of the four successive 16-byte block sources. The low 16-byte block of the two source operands produce the low 16-byte result of the destination operand, the high 16-byte block of the two source operands produce the high 16-byte result of the destination operand and so on for the blocks in the middle.
VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register and contains two 16-byte blocks. The second source operand is a YMM register or a 256-bit memory location containing two 16-byte blocks. The destination operand is a YMM register and contain two 16-byte results. The imm8[7:0] is the common shift count used for the two lower 16-byte block sources and the two upper 16-byte block sources. The low 16-byte block of the two source operands produce the low 16-byte result of the destination operand, the high 16-byte block of the two source operands produce the high 16-byte result of the destination operand. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

Concatenation is done with 128-bit data in the first and second source operand for both 128-bit and 256-bit instructions. The high 128-bit of the intermediate composite 256-bit result came from the 128-bit data from the first source operand, the low 128-bit of the intermediate result came from the 128-bit data of the second source operand. In the same way, the 512-bit encoded version produces results on a block of 16-byte basis.

**Figure 5-29. 256-bit VPALIGN Instruction Operation**

**Operation**

**PALIGNR**
\[
\text{temp1}[255:0] \leftarrow ((\text{DEST}[127:0] \ll 128) \text{ OR } \text{SRC}[127:0]) \gg (\text{imm8[7:0]} \times 8); \\
\text{DEST}[127:0] \leftarrow \text{temp1}[127:0] \\
\text{DEST}[\text{MAX}_\text{VL}-1:128] \text{ (Unmodified)}
\]

**VPALIGNR (VEX.128 encoded versions)**
\[
\text{temp1}[255:0] \leftarrow ((\text{SRC1}[127:0] \ll 128) \text{ OR } \text{SRC2}[127:0]) \gg (\text{imm8[7:0]} \times 8); \\
\text{DEST}[127:0] \leftarrow \text{temp1}[127:0] \\
\text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0
\]

**VPALIGNR (VEX.256 encoded version)**
\[
\text{temp1}[255:0] \leftarrow ((\text{SRC1}[127:0] \ll 128) \text{ OR } \text{SRC2}[127:0]) \gg (\text{imm8[7:0]} \times 8); \\
\text{DEST}[127:0] \leftarrow \text{temp1}[127:0] \\
\text{temp1}[255:128] \leftarrow ((\text{SRC1}[255:128] \ll 128) \text{ OR } \text{SRC2}[255:128]) \gg (\text{imm8[7:0]} \times 8); \\
\text{DEST}[255:128] \leftarrow \text{temp1}[127:0] \\
\text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0
\]
VPALIGNR (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR l ← 0 TO VL-1 with increments of 128
    temp1[255:0] ← (((SRC1[l+127:l] << 128) OR SRC2[l+127:l]) >> (imm8[7:0]*8);
    TMP_DEST[l+127:l] ← temp1[127:0]
ENDFOR;

FOR j ← 0 TO KL-1
    i ← j * 8
    IF k1[j] OR *no writemask*
        THEN DEST[i+7:i] ← TMP_DEST[i+7:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+7:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+7:i] = 0
            FI
        FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPALIGNR __m512i _mm512_alignr_epi8 (__m512i a, __m512i b, const int n)
VPALIGNR __m512i _mm512_mask_alignr_epi8 (__m512i s, __mmask64 m, __m512i a, __m512i b, const int n)
VPALIGNR __m512i _mm512_maskz_alignr_epi8 (__mmask64 m, __m512i a, __m512i b, const int n)
VPALIGNR __m256i _mm256_alignr_epi8 (__m256i a, __m256i b, const int n)
VPALIGNR __m256i _mm256_mask_alignr_epi8 (__mmask64 m, __m256i a, __m256i b, const int n)
VPALIGNR __m256i _mm256_maskz_alignr_epi8 (__mmask64 m, __m256i a, __m256i b, const int n)
VPALIGNR __m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n)
VPALIGNR __m256i _mm256_alignr_epi8 (__m256i a, __m256i b, const int n)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
## PAND—Logical AND

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F DB /r PAND xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Bitwise AND of xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG DB /r VPAND xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Bitwise AND of xmm2, and xmm3/m128 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG DB /r VPAND ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Bitwise AND of ymm2, and ymm3/m256 and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WO DB /r VPANDD xmm1 [k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed doubleword integers in xmm2 and xmm3/m128/m32bcst and store result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WO DB /r VPANDD ymm1 [k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed doubleword integers in ymm2 and ymm3/m256/m32bcst and store result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WO DB /r VPANDD zmm1 [k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise AND of packed doubleword integers in zmm2 and zmm3/m512/m32bcst and store result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 DB /r VPANDQ xmm1 [k1]{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed quadword integers in xmm2 and xmm3/m128/m64bcst and store result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 DB /r VPANDQ ymm1 [k1]{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed quadword integers in ymm2 and ymm3/m256/m64bcst and store result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 DB /r VPANDQ zmm1 [k1]{z}, zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise AND of packed quadword integers in zmm2 and zmm3/m512/m64bcst and store result in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a bitwise logical AND operation on the first source operand and second source operand and stores the result in the destination operand. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

EVEK encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1 at 32/64-bit granularity.
VEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Operation

**PAND (Legacy SSE instruction)**

\[
\text{DEST}[127:0] \leftarrow (\text{DEST}[127:0] \text{ BITWISE AND SRC}[127:0])
\]

**VPAND (VEX.128 encoded instruction)**

\[
\text{DEST}[127:0] \leftarrow (\text{SRC1}[127:0] \text{ AND SRC2}[127:0])
\]
\[
\text{DEST}[\text{MAX}\_\text{VL}-1:128] \leftarrow 0
\]

**VPAND (VEX.256 encoded instruction)**

\[
\text{DEST}[255:0] \leftarrow (\text{SRC1}[255:0] \text{ AND SRC2}[255:0])
\]
\[
\text{DEST}[\text{MAX}\_\text{VL}-1:256] \leftarrow 0
\]

**VPANDD (EVEX encoded versions)**

\( (KL, VL) = (4, 128), (8, 256), (16, 512) \)

FOR \( j \leftarrow 0 \) TO \( KL-1 \)

\[
i \leftarrow j \times 32
\]

IF \( k1[j] \) OR *no writemask*

THEN

IF \( (\text{EVEX.b} = 1) \) AND (SRC2 *is memory*)

THEN \( \text{DEST}[i+31:i] \leftarrow \text{SRC1}[i+31:i] \text{ BITWISE AND SRC2}[31:0] \)

ELSE \( \text{DEST}[i+31:i] \leftarrow \text{SRC1}[i+31:i] \text{ BITWISE AND SRC2}[i+31:i] \)

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+31:i] remains unchanged* 

ELSE ; zeroing-masking

\[
\text{DEST}[i+31:i] \leftarrow 0
\]

FI

ENDFOR

\[
\text{DEST}[\text{MAX}\_\text{VL}-1:VL] \leftarrow 0
\]
VPANDQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
  THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+63:i] ← SRC1[i+63:i] BITWISE AND SRC2[63:0]
      ELSE DEST[i+63:i] ← SRC1[i+63:i] BITWISE AND SRC2[i+63:i]
      FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
      FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalents
VPANDD __m512i _mm512_and_epi32( __m512i a, __m512i b);
VPANDD __m512i _mm512_mask_and_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPANDD __m512i _mm512_maskz_and_epi32( __mmask16 k, __m512i a, __m512i b);
VPANDQ __m512i _mm512_and_epi64( __m512i a, __m512i b);
VPANDQ __m512i _mm512_mask_and_epi64(__m512i s, __mmask8 k, __m512i a, __m512i b);
VPANDQ __m512i _mm512_maskz_and_epi64( __mmask8 k, __m512i a, __m512i b);
VPANDND __m256i _mm256_mask_and_epi32(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPANDND __m256i _mm256_maskz_and_epi32( __mmask8 k, __m256i a, __m256i b);
VPANDNQ __m256i _mm256_and_epi64( __m256i a, __m256i b);
VPANDNQ __m256i _mm256_mask_and_epi64(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPANDNQ __m256i _mm256_maskz_and_epi64( __mmask8 k, __m256i a, __m256i b);
PAND __m128i _mm_and_si128 ( __m128i a, __m128i b)
VPAND __m256i _mm256_and_si256 ( __m256i a, __m256i b)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
**PANDN—Logical AND NOT**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F DF /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Bitwise AND NOT of xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WI.G D F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Bitwise AND NOT of xmm2, and xmm3/m128 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WI.G D F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Bitwise AND NOT of ymm2, and ymm3/m256 and store result in ymm1.</td>
</tr>
<tr>
<td>EVPX.NDS.128.66.0F.D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise AND NOT of packed doubleword integers in xmm2 and xmm3/m128/m32bcst and store result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVPX.NDS.256.66.0F.D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise AND NOT of packed doubleword integers in ymm2 and ymm3/m256/m32bcst and store result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVPX.NDS.512.66.0F.D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise AND NOT of packed quadword integers in zmm2 and zmm3/m512/m32bcst and store result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVPX.NDS.128.66.0F.W1.66.0F.D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise AND NOT of packed quadword integers in xmm2 and xmm3/m128/m64bcst and store result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVPX.NDS.256.66.0F.W1.66.0F.D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise AND NOT of packed quadword integers in ymm2 and ymm3/m256/m64bcst and store result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVPX.NDS.512.66.0F.W1.66.0F.D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise AND NOT of packed quadword integers in zmm2 and zmm3/m512/m64bcst and store result in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical NOT operation on the first source operand, then performs bitwise AND with second source operand and stores the result in the destination operand. Each bit of the result is set to 1 if the corresponding bit in the first operand is 0 and the corresponding bit in the second operand is 1; otherwise, it is set to 0.

EVPX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1 at 32/64-bit granularity.
VEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Operation

**PANDN (Legacy SSE instruction)**

$$\text{DEST}[127:0] \leftarrow (\text{NOT \ DEST}[127:0]) \text{ AND } \text{SRC}[127:0]$$

**VPANDN (VEX.128 encoded instruction)**

$$\text{DEST}[127:0] \leftarrow (\text{NOT \ SRC1}[127:0]) \text{ AND } \text{SRC2}[127:0]$$

$$\text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0$$

**VPANDN (VEX.256 encoded instruction)**

$$\text{DEST}[255:0] \leftarrow (\text{NOT \ SRC1}[255:0]) \text{ AND } \text{SRC2}[255:0]$$

$$\text{DEST}[\text{MAX}_V\text{L}-1:256] \leftarrow 0$$

**VPANDND (EVEX encoded versions)**

$$(KL, VL) = (4, 128), (8, 256), (16, 512)$$

FOR $j \leftarrow 0 \ TO \ KL-1$

$$i \leftarrow j \times 32$$

IF $k1[j] \ OR *no \ writemask*  $

THEN

$$\text{IF (EVEX.b = 1) \ AND (SRC2 \ *is \ memory*)}$$

$$\text{THEN \ DEST}[i+31:i] \leftarrow (\text{NOT \ SRC1}[i+31:i]) \text{ AND } \text{SRC2}[31:0])$$

$$\text{ELSE \ DEST}[i+31:i] \leftarrow (\text{NOT \ SRC1}[i+31:i]) \text{ AND } \text{SRC2}[i+31:i])$$

FI;

ELSE

$$\text{IF *merging-masking*} \ ; \ \text{merging-masking}$$

THEN *DEST*[i+31:i] remains unchanged*

ELSE \ ; \ zeroing-masking

$$\text{DEST}[i+31:i] \leftarrow 0$$

FI

ENDFOR

$$\text{DEST}[\text{MAX}_V\text{L}-1:VL] \leftarrow 0$$
VPANDNQ (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN DEST[i+63:i] ← ((NOT SRC1[i+63:i]) AND SRC2[i+63:i])
        ELSE DEST[i+63:i] ← ((NOT SRC1[i+63:i]) AND SRC2[i+63:i])
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
          ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
          FI
        FI
    ENDFOR

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalents

VPANDND __m512i _mm512_andnot_epi32( __m512i a, __m512i b);
VPANDND __m512i _mm512_mask_andnot_epi32( __m512i s, __mmask16 k, __m512i a, __m512i b);
VPANDND __m512i _mm512_maskz_andnot_epi32( __mmask16 k, __m512i a, __m512i b);
VPANDND __m256i _mm256_andnot_epi32( __m256i s, __mmask8 k, __m256i a, __m256i b);
VPANDND __m256i _mm256_mask_andnot_epi32( __mmask8 k, __m256i a, __m256i b);
VPANDND __m256i _mm256_maskz_andnot_epi32( __mmask8 k, __m256i a, __m256i b);
VPANDND __m128i _mm_mask_andnot_epi32( __m128i s, __mmask8 k, __m128i a, __m128i b);
VPANDND __m128i _mm_maskz_andnot_epi32( __mmask8 k, __m128i a, __m128i b);
VPANDND __m512i _mm512_andnot_epi64( __m512i a, __m512i b);
VPANDND __m512i _mm512_mask_andnot_epi64( __m512i s, __mmask8 k, __m512i a, __m512i b);
VPANDND __m512i _mm512_maskz_andnot_epi64( __mmask8 k, __m512i a, __m512i b);
VPANDND __m256i _mm256_andnot_epi64( __m256i s, __mmask8 k, __m256i a, __m256i b);
VPANDND __m256i _mm256_mask_andnot_epi64( __mmask8 k, __m256i a, __m256i b);
VPANDND __m256i _mm256_maskz_andnot_epi64( __mmask8 k, __m256i a, __m256i b);
PANDN __m128i _mm_andnot_si128 ( __m128i a, __m128i b);
VPANDN __m256i _mm256_andnot_si256 ( __m256i a, __m256i b)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
## PAVGB/PAVGW—Average Packed Integers

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F E0, r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding.</td>
</tr>
<tr>
<td>PAVGB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F E3, r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding.</td>
</tr>
<tr>
<td>PAVGW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F E0</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Average packed unsigned byte integers from xmm2, xmm3/m128 with rounding and store to xmm1.</td>
</tr>
<tr>
<td>VPAGVB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F E3</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Average packed unsigned word integers from xmm2, xmm3/m128 with rounding to xmm1.</td>
</tr>
<tr>
<td>VPAGWV xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F E0</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Average packed unsigned byte integers from ymm2, ymm3/m256 with rounding and store to ymm1.</td>
</tr>
<tr>
<td>VPAGVB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F E3</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Average packed unsigned word integers from ymm2, ymm3/m256 with rounding to ymm1.</td>
</tr>
<tr>
<td>VPAGWV ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG E0, r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Average packed unsigned byte integers from xmm2, xmm3/m128 with rounding and store to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPAGVB xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG E0, r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Average packed unsigned byte integers from ymm2, ymm3/m256 with rounding and store to ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPAGVB ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG E0, r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Average packed unsigned byte integers from zmm2, zmm3/m512 with rounding and store to zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPAGVB zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG E3, r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Average packed unsigned word integers from xmm2, xmm3/m128 with rounding to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPAGWV xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG E3, r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Average packed unsigned word integers from ymm2, ymm3/m256 with rounding to ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPAGWV ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG E3, r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Average packed unsigned word integers from zmm2, zmm3/m512 with rounding to zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPAGWV zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description
Performs a SIMD average of the packed unsigned integers from the second source operand and the first operand, and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position.

The (V)PAVGB instruction operates on packed unsigned bytes and the (V)PAVGW instruction operates on packed unsigned words.

EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register or a 512-bit memory location. The destination operand is a ZMM register.

VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.

Operation
PAVGB (Legacy SSE instruction)
\[
\text{DEST}[7:0] \leftarrow (\text{SRC}[7:0] + \text{DEST}[7:0] + 1) \gg 1; \quad (\text{Temp sum before shifting is 9 bits})
\]
\[\text{DEST}[127:120] \leftarrow (\text{SRC}[127:120] + \text{DEST}[127:120] + 1) \gg 1; \]
\[\text{DEST}[\text{MAX}_V\text{L}-1:128] \text{ unmodified};\]

PAVGw (Legacy SSE instruction)
\[
\text{SRC}[15:0] \leftarrow (\text{SRC}[15:0] + \text{DEST}[15:0] + 1) \gg 1; \quad (\text{Temp sum before shifting is 17 bits})
\]
\[\text{DEST}[127:48] \leftarrow (\text{SRC}[127:112] + \text{DEST}[127:112] + 1) \gg 1; \]
\[\text{DEST}[\text{MAX}_V\text{L}-1:128] \text{ unmodified};\]

VPAVGB (VEX.128 encoded instruction)
\[
\text{DEST}[7:0] \leftarrow (\text{SRC}_1[7:0] + \text{SRC}_2[7:0] + 1) \gg 1; \quad (\text{Temp sum before shifting is 9 bits})
\]
\[\text{DEST}[127:48] \leftarrow (\text{SRC}_1[127:112] + \text{SRC}_2[127:112] + 1) \gg 1; \]
\[\text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0;\]

VPAVGw (VEX.128 encoded instruction)
\[
\text{DEST}[15:0] \leftarrow (\text{SRC}_1[15:0] + \text{SRC}_2[15:0] + 1) \gg 1; \quad (\text{Temp sum before shifting is 17 bits})
\]
\[\text{DEST}[127:4] \leftarrow (\text{SRC}_1[127:112] + \text{SRC}_2[127:112] + 1) \gg 1; \]
\[\text{DEST}[\text{MAX}_V\text{L}-1:128] \leftarrow 0;\]

VPAVGB (VEX.256 encoded instruction)
\[
\text{DEST}[7:0] \leftarrow (\text{SRC}_1[7:0] + \text{SRC}_2[7:0] + 1) \gg 1; \quad (\text{Temp sum before shifting is 9 bits})
\]
\[\text{DEST}[255:248] \leftarrow (\text{SRC}_1[255:248] + \text{SRC}_2[255:248] + 1) \gg 1; \]
\[\text{DEST}[\text{MAX}_V\text{L}-1:256] \leftarrow 0;\]

VPAVGw (VEX.256 encoded instruction)
\[
\text{DEST}[15:0] \leftarrow (\text{SRC}_1[15:0] + \text{SRC}_2[15:0] + 1) \gg 1; \quad (\text{Temp sum before shifting is 17 bits})
\]
\[\text{DEST}[255:144] \leftarrow (\text{SRC}_1[255:240] + \text{SRC}_2[255:240] + 1) \gg 1; \]
DEST[MAX_VL-1:256] ← 0

VPAVGB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
    i ← j * 8
    IF k1[j] OR *no writemask*
        THEN DEST[i+7:i] ← (SRC1[i+7:i] + SRC2[i+7:i] + 1) >> 1; (* Temp sum before shifting is 9 bits *)
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+7:i] remains unchanged*
                ELSE *zeroing-masking* ; zeroing-masking
                    DEST[i+7:i] = 0
            FI
        FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPAVGW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← (SRC1[i+15:i] + SRC2[i+15:i] + 1) >> 1
            ; (* Temp sum before shifting is 17 bits *)
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE *zeroing-masking* ; zeroing-masking
                    DEST[i+15:i] = 0
            FI
        FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalents
VPAVGB __m512i _mm512_avg_epu8(__m512i a, __m512i b);
VPAVGW __m512i _mm512_avg_epu16(__m512i a, __m512i b);
VPAVGB __m512i __m512_mask_avg_epu8(__m512i s, __mmask64 m, __m512i a, __m512i b);
VPAVGW __m512i __m512_mask_avg_epu16(__m512i s, __mmask32 m, __m512i a, __m512i b);
VPAVGB __m512i __m512_maskz_avg_epu8(__mmask64 m, __m512i a, __m512i b);
VPAVGW __m512i __m512_maskz_avg_epu16(__mmask32 m, __m512i a, __m512i b);
VPAVGB __m256i __m256_mask_avg_epu8(__m256i s, __mmask32 m, __m256i a, __m256i b);
VPAVGW __m256i __m256_mask_avg_epu16(__m256i s, __mmask16 m, __m256i a, __m256i b);
VPAVGB __m256i __m256_maskz_avg_epu8(__mmask32 m, __m256i a, __m256i b);
VPAVGW __m256i __m256_maskz_avg_epu16(__mmask16 m, __m256i a, __m256i b);
VPAVGB __m128i __m128_mask_avg_epu8(__m128i s, __mmask16 m, __m128i a, __m128i b);
VPAVGW __m128i __m128_mask_avg_epu16(__m128i s, __mmask8 m, __m128i a, __m128i b);
VPAVGB __m128i __m128_maskz_avg_epu8(__mmask16 m, __m128i a, __m128i b);
VPAVGW __m128i __m128_maskz_avg_epu16(__mmask8 m, __m128i a, __m128i b);
PAVGB__m128i _mm_avg_epu8 (__m128i a, __m128i b)
PAVGW__m128i _mm_avg_epu16 (__m128i a, __m128i b)
PAVGB__m256i _mm256_avg_epu8 (__m256i a, __m256i b)
PAVGW__m256i _mm256_avg_epu16 (__m256i a, __m256i b)
SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
VPBROADCASTM—Broadcast Mask to Vector Register

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W1 2A /r VPBROADCASTMB2Q xmm1, k1</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Broadcast low byte value in k1 to two locations in xmm1.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W1 2A /r VPBROADCASTMB2Q ymm1, k1</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Broadcast low byte value in k1 to four locations in ymm1.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W1 2A /r VPBROADCASTMB2Q zmm1, k1</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512CD</td>
<td>Broadcast low byte value in k1 to eight locations in zmm1.</td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 3A /r VPBROADCASTMW2D xmm1, k1</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Broadcast low word value in k1 to four locations in xmm1.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 3A /r VPBROADCASTMW2D ymm1, k1</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Broadcast low word value in k1 to eight locations in ymm1.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 3A /r VPBROADCASTMW2D zmm1, k1</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512CD</td>
<td>Broadcast low word value in k1 to sixteen locations in zmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Broadcasts the zero-extended 64/32 bit value of the low byte/word of the source operand (the second operand) to each 64/32 bit element of the destination operand (the first operand). The source operand is an opmask register. The destination operand is a ZMM register (EVEX.512), YMM register (EVEX.256), or XMM register (EVEX.128). EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

**VPBROADCASTMB2Q**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j*64
    DEST[i+63:i] ← ZeroExtend(SRC[7:0])
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VPBROADCASTMW2D**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j*32
    DEST[i+31:i] ← ZeroExtend(SRC[15:0])
ENDFOR

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPBROADCASTMB2Q __m512i _mm512_broadcastmb_epi64(__mmask8);
VPBROADCASTMW2D __m512i _mm512_broadcastmw_epi32(__mmask16);
VPBROADCASTMB2Q _m256i _mm256_broadcastmb_epi64(__m8);
VPBROADCASTMW2D _m256i _mm256_broadcastmw_epi32(__m8);
VPBROADCASTMB2Q _m128i _mm_broadcastmb_epi64(__m8);
VPBROADCASTMW2D _m128i _mm_broadcastmw_epi32(__m8);

**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
EVEX-encoded instruction, see Exceptions Type E6NF.
### PCMPEQB/PCMPEQW/PCMPEQD/PCMPEQQ—Compare Packed Integers for Equality

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 74 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed bytes in xmm2/m128 and xmm1 for equality.</td>
</tr>
<tr>
<td>PCMPEQB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 75 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed words in xmm2/m128 and xmm1 for equality.</td>
</tr>
<tr>
<td>PCMPEQW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 76 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed doublewords in xmm2/m128 and xmm1 for equality.</td>
</tr>
<tr>
<td>PCMPEQD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 38 29 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed quadwords in xmm2/m128 and xmm1 for equality.</td>
</tr>
<tr>
<td>PCMPEQQ xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 74 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed bytes in xmm3/m128 and xmm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 75 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed words in xmm3/m128 and xmm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 76 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed doublewords in xmm3/m128 and xmm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38:WIG 29 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed quadwords in xmm3/m128 and xmm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQQ xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 74 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed bytes in ymm3/m256 and ymm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 75 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed words in ymm3/m256 and ymm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 76 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed doublewords in ymm3/m256 and ymm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38:WIG 29 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed quadwords in ymm3/m256 and ymm2 for equality.</td>
</tr>
<tr>
<td>VPCMPEQQ ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W0 76 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare Equal between int32 vector xmm2 and int32 vector xmm3/m128/m32bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>VPCMPEQD k1 [k2], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:W0 76 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare Equal between int32 vector ymm2 and int32 vector ymm3/m256/m32bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>VPCMPEQD k1 [k2], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:W0 76 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare Equal between int32 vectors in zmm2 and zmm3/m512/m32bcst, and set destination k1 according to the comparison results under writemask k2,</td>
</tr>
</tbody>
</table>
**Description**

Performs a SIMD compare for equality of the packed bytes, words, doublewords, or quadwords in the first source operand and the second source operand. If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s.

**Op/En** | **Operand 1** | **Operand 2** | **Operand 3** | **Operand 4**
---|---|---|---|---
RM | ModRMreg (r, w) | ModRMreg (r, w) | NA | NA
RVM | ModRMreg (w) | ModRMreg (w) | ModRMreg (w) | ModRMreg (w)
FV | ModRMreg (w) | ModRMreg (w) | ModRMreg (w) | ModRMreg (w)
FVM | ModRMreg (w) | ModRMreg (w) | ModRMreg (w) | ModRMreg (w)

**Description**

Compare Equal between int64 vector xmm2 and int64 vector xmm3/m128/m64bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare Equal between int64 vector ymm2 and int64 vector ymm3/m256/m64bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare Equal between int64 vector zmm2 and int64 vector zmm3/m512/m64bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare packed bytes in xmm3/m128 and xmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare packed bytes in ymm3/m256 and ymm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare packed bytes in zmm3/m512 and zmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare packed words in xmm3/m128 and xmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare packed words in ymm3/m256 and ymm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.

Compare packed words in zmm3/m512 and zmm2 for equality and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.
The PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the PCMPEQW instruction compares the corresponding words in the destination and source operands; the PCMPEQD instruction compares the corresponding doublewords in the destination and source operands, and the PCMPEQQ instruction compares the corresponding quadwords in the destination and source operands.

Legacy SSE instructions: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM register are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

EVEX encoded VPCMPEQD/Q: The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand (first operand) is a mask register updated according to the writemask k2.

EVEX encoded VPCMPEQB/W: The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand (first operand) is a mask register updated according to the writemask k2.

Operation

**COMPARE_BYTES_EQUAL (SRC1, SRC2)**

```plaintext
IF SRC1[7:0] = SRC2[7:0]
    THEN DEST[7:0] ← FFH;
ELSE DEST[7:0] ← 0; FI;

(* Continue comparison of 2nd through 15th bytes in SRC1 and SRC2 *)

IF SRC1[127:120] = SRC2[127:120]
    THEN DEST[127:120] ← FFH;
ELSE DEST[127:120] ← 0; FI;
```

**COMPARE_WORDS_EQUAL (SRC1, SRC2)**

```plaintext
IF SRC1[15:0] = SRC2[15:0]
    THEN DEST[15:0] ← FFFFH;
ELSE DEST[15:0] ← 0; FI;

(* Continue comparison of 2nd through 7th 16-bit words in SRC1 and SRC2 *)

IF SRC1[127:112] = SRC2[127:112]
    THEN DEST[127:112] ← FFFFH;
ELSE DEST[127:112] ← 0; FI;
```

**COMPARE_DWORDS_EQUAL (SRC1, SRC2)**

```plaintext
IF SRC1[31:0] = SRC2[31:0]
    THEN DEST[31:0] ← FFFFFFFFH;
ELSE DEST[31:0] ← 0; FI;

(* Continue comparison of 2nd through 3rd 32-bit dwords in SRC1 and SRC2 *)

IF SRC1[127:96] = SRC2[127:96]
    THEN DEST[127:96] ← FFFFFFFFH;
ELSE DEST[127:96] ← 0; FI;
```
**COMPARE_QWORDS_EQUAL (SRC1, SRC2)**

If SRC1[63:0] = SRC2[63:0]
Then DEST[63:0] ←FFFFFFFFFFFFFFFFH;
Else DEST[63:0] ← 0; Fl;

If SRC1[127:64] = SRC2[127:64]
Then DEST[127:64] ← FFFFFFFFFFFFFFFFH;
Else DEST[127:64] ← 0; Fl;

**VPCMPEQB (EVEX encoded versions)**

(KL, VL) = (16, 128), (32, 256), (64, 512)

For j ← 0 to KL-1
  i ← j * 8
  If k2[j] OR *no writemask*
    Then
      /* signed comparison */
      CMP ← SRC1[i+7:i] == SRC2[i+7:i];
      If CMP = TRUE
        Then DEST[j] ← 1;
        Else DEST[j] ← 0; Fl;
      Else DEST[j] ← 0 ; zeroing-masking onlyFl;
    FI;
  ENDFOR

DEST[MAX_KL-1:KL] ← 0

**VPCMPEQB (VEX.256 encoded version)**

DEST[127:0] ← COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] ← COMPARE_BYTES_EQUAL(SRC1[255:128],SRC2[255:128])
DEST[MAX_VL-1:256] ← 0

**VPCMPEQB (VEX.128 encoded version)**

DEST[127:0] ← COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[MAX_VL-1:128] ← 0

**PCMPEQB (128-bit Legacy SSE version)**

DEST[127:0] ← COMPARE_BYTES_EQUAL(DEST[127:0],SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)

**VPCMPEQW (EVEX encoded versions)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

For j ← 0 to KL-1
  i ← j * 16
  If k2[j] OR *no writemask*
    Then
      /* signed comparison */
      CMP ← SRC1[i+15:i] == SRC2[i+15:i];
      If CMP = TRUE
        Then DEST[j] ← 1;
        Else DEST[j] ← 0; Fl;
      Else DEST[j] ← 0 ; zeroing-masking onlyFl;
    FI;
  ENDFOR

DEST[MAX_KL-1:KL] ← 0
VPCMPFW (VEX.256 encoded version)
DEST[127:0] ← COMPARE_WORDS_EQUAL(SRC1[127:0], SRC2[127:0])
DEST[255:128] ← COMPARE_WORDS_EQUAL(SRC1[255:128], SRC2[255:128])
DEST[MAX_VL-1:256] ← 0

VPCMPFW (VEX.128 encoded version)
DEST[127:0] ← COMPARE_WORDS_EQUAL(SRC1[127:0], SRC2[127:0])
DEST[MAX_VL-1:128] ← 0

PCMPQW (128-bit Legacy SSE version)
DEST[127:0] ← COMPARE_WORDS_EQUAL(DST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)

VPCMPFD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k2[j] OR *no writemask*
    THEN
      /* signed comparison */
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN CMP ← SRC1[i+31:i] = SRC2[31:0];
          ELSE CMP ← SRC1[i+31:i] = SRC2[i+31:i];
          FI;
        IF CMP = TRUE
          THEN DEST[j] ← 1;
        ELSE DEST[j] ← 0; FI;
      ELSE DEST[j] ← 0 ; zeroing-maskning only
      FI;
    ENDFOR
    DEST[MAX_KL-1:KL] ← 0

VPCMPFD (VEX.256 encoded version)
DEST[127:0] ← COMPARE_DWORDS_EQUAL(SRC1[127:0], SRC2[127:0])
DEST[255:128] ← COMPARE_DWORDS_EQUAL(SRC1[255:128], SRC2[255:128])
DEST[MAX_VL-1:256] ← 0

VPCMPFD (VEX.128 encoded version)
DEST[127:0] ← COMPARE_DWORDS_EQUAL(SRC1[127:0], SRC2[127:0])
DEST[MAX_VL-1:128] ← 0

PCMPQD (128-bit Legacy SSE version)
DEST[127:0] ← COMPARE_DWORDS_EQUAL(DST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)
VPCMPEQQ (EVEX encoded versions)

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0 \) TO \(KL-1\)
\(i \leftarrow j \times 64\)
IF \(k2[j]\) OR *no writemask*
THEN
IF (EVEX.b = 1) AND (SRC2 *is memory*)
THEN CMP \(\leftarrow\) SRC1\[i+63:i\] = SRC2\[63:0\];
ELSE CMP \(\leftarrow\) SRC1\[i+63:i\] = SRC2\[i+63:i\];
FI;
IF CMP = TRUE
THEN \(\text{DEST}[j] \leftarrow 1;\)
ELSE \(\text{DEST}[j] \leftarrow 0;\) FI;
FINALLY \(\text{DEST}[j] \leftarrow 0;\) ; zeroing-masking only
FINALLY \(\text{DEST}[j] \leftarrow 0;\)
ENDFOR
\(\text{DEST}[\text{MAX}_K-1:KL] \leftarrow 0\)

VPCMPEQQ (VEX.256 encoded version)
\(\text{DEST}[127:0] \leftarrow \text{COMPARE}_QWORD\_EQUAL(SRC1[127:0],SRC2[127:0])\)
\(\text{DEST}[255:128] \leftarrow \text{COMPARE}_QWORD\_EQUAL(SRC1[255:128],SRC2[255:128])\)
\(\text{DEST}[\text{MAX}_V-1:256] \leftarrow 0\)

VPCMPEQQ (VEX.128 encoded version)
\(\text{DEST}[127:0] \leftarrow \text{COMPARE}_QWORD\_EQUAL(SRC1[127:0],SRC2[127:0])\)
\(\text{DEST}[\text{MAX}_V-1:128] \leftarrow 0\)

PCMP EQQ (128-bit Legacy SSE version)
\(\text{DEST}[127:0] \leftarrow \text{COMPARE}_QWORD\_EQUAL(\text{DEST}[127:0],\text{SRC}[127:0])\)
\(\text{DEST}[\text{MAX}_V-1:128] \leftarrow \text{Unmodified}\)

Intel C/C++ Compiler Intrinsic Equivalent

VPCMPEQB __m64x64 __mmask64 _mm512_cmpeq_epi8_mask(__m512i a, __m512i b);
VPCMPEQB __m64x64 __mmask64 _mm512_mask_cmpeq_epi8_mask(__mmask64 k, __m512i a, __m512i b);
VPCMPEQB __m64x32 __mmask32 __mm512_cmpeq_epi8_mask(__m512i a, __m512i b);
VPCMPEQB __m64x32 __mmask32 __mm512_mask_cmpeq_epi8_mask(__mmask32 k, __m512i a, __m512i b);
VPCMPEQB __m64x16 __mmask16 __mm512_cmpeq_epi8_mask(__m512i a, __m512i b);
VPCMPEQB __m64x16 __mmask16 __mm512_mask_cmpeq_epi8_mask(__mmask16 k, __m512i a, __m512i b);
VPCMPEQB __m64x8 __mmask8 __mm512_cmpeq_epi64_mask(__m512i a, __m512i b);
VPCMPEQB __m64x8 __mmask8 __mm512_mask_cmpeq_epi64_mask(__mmask8 k, __m512i a, __m512i b);

Ref. # 319433-023 5-553
VPCMPEQW __mmask8 _mm_cmpeq_epi16_mask(__m128i a, __m128i b);
VPCMPEQW __mmask8 _mm_mask_cmpeq_epi16_mask(__mmask8 k, __m128i a, __m128i b);
PCMPEQB __m128i _mm_cmpeq_epi8 (__m128i a, __m128i b)
PCMPEQD __m128i _mm_cmpeq_epi16 (__m128i a, __m128i b)
PCMPEQQ __m128i _mm_cmpeq_epi32 (__m128i a, __m128i b)
PCMPEQD __m128i _mm_cmpeq_epi64(__m128i a, __m128i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPCMPEQD/Q, see Exceptions Type E4.
EVEX-encoded VPCMPEQB/W, see Exceptions Type E4.nb.
### PCMPGTB/PCMPGTW/PCMPGTD/PCMPGTQ—Compare Packed Integers for Greater Than

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 64 /r PCMPGTB xmm1, xmm2/m128</td>
<td>RM V/V</td>
<td>SSE2</td>
<td>Compare packed signed byte integers in xmm1 and xmm2/m128 for greater than.</td>
<td></td>
</tr>
<tr>
<td>66 0F 65 /r PCMPGTW xmm1, xmm2/m128</td>
<td>RM V/V</td>
<td>SSE2</td>
<td>Compare packed signed word integers in xmm1 and xmm2/m128 for greater than.</td>
<td></td>
</tr>
<tr>
<td>66 0F 66 /r PCMPGTD xmm1, xmm2/m128</td>
<td>RM V/V</td>
<td>SSE2</td>
<td>Compare packed signed doubleword integers in xmm1 and xmm2/m128 for greater than.</td>
<td></td>
</tr>
<tr>
<td>66 0F 38 37 /r PCMPGTQ xmm1, xmm2/m128</td>
<td>RM V/V</td>
<td>SSE4_2</td>
<td>Compare packed qwords in xmm2/m128 and xmm1 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 64 /r VPCMPGTB xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>AVX</td>
<td>Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 65 /r VPCMPGTW xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>AVX</td>
<td>Compare packed signed word integers in xmm2 and xmm3/m128 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 66 /r VPCMPGTD xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>AVX</td>
<td>Compare packed signed doubleword integers in xmm2 and xmm3/m128 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.WIG 37 /r VPCMPGTQ xmm1, xmm2, xmm3/m128</td>
<td>RVM V/V</td>
<td>AVX</td>
<td>Compare packed signed qwords in xmm2 and xmm3/m128 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 64 /r VPCMPGTB ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>AVX2</td>
<td>Compare packed signed byte integers in ymm2 and ymm3/m256 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 65 /r VPCMPGTW ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>AVX2</td>
<td>Compare packed signed word integers in ymm2 and ymm3/m256 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 66 /r VPCMPGTD ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>AVX2</td>
<td>Compare packed signed doubleword integers in ymm2 and ymm3/m256 for greater than.</td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.WIG 37 /r VPCMPGTQ ymm1, ymm2, ymm3/m256</td>
<td>RVM V/V</td>
<td>AVX2</td>
<td>Compare packed signed qwords in ymm2 and ymm3/m256 for greater than.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W0 66 /r VPCMPGTG k1 [k2], xmm2, xmm3/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare Greater between int32 vector xmm2 and int32 vector xmm3/m128/m32bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 66 /r VPCMPGTG k1 [k2], ymm2, ymm3/m256/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare Greater between int32 vector ymm2 and int32 vector ymm3/m256/m32bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 66 /r VPCMPGTG k1 [k2], zmm2, zmm3/m512/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Compare Greater between int32 elements in zmm2 and zmm3/m512/m32bcst, and set destination k1 according to the comparison results under writemask. k2.</td>
<td></td>
</tr>
</tbody>
</table>
## Instruction Set Reference, A-Z

**Instruction:**

Performs a SIMD signed compare for the greater value of the packed byte, word, doubleword, or quadword integers in the first source operand and the second source operand. If a data element in the first source operand is greater than the corresponding data element in the second source operand, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s.

### Opcode/Description

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 37</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare Greater between int64 vector xmm2 and int64 vector xmm3/m128/m64bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 37</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare Greater between int64 vector ymm2 and int64 vector ymm3/m256/m64bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 37</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare Greater between int64 vector zmm2 and int64 vector zmm3/m512/m64bcst, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG 64</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG 64</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed byte integers in ymm2 and ymm3/m256 for greater than, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG 64</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BV</td>
<td>Compare packed signed byte integers in zmm2 and zmm3/m512 for greater than, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG 65</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed word integers in xmm2 and xmm3/m128 for greater than, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG 65</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed word integers in ymm2 and ymm3/m256 for greater than, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG 65</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed signed word integers in zmm2 and zmm3/m512 for greater than, and set vector mask k1 to reflect the zero/nonzero status of each element of the result, under writemask.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a SIMD signed compare for the greater value of the packed byte, word, doubleword, or quadword integers in the first source operand and the second source operand. If a data element in the first source operand is greater than the corresponding data element in the second source operand, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s.
The `PCMPGTB` instruction compares the corresponding signed byte integers in the first and second source operands; the `PCMPGTW` instruction compares the corresponding signed word integers in the first and second source operands; the `PCMPGTD` instruction compares the corresponding signed doubleword integers in the first and second source operands, and the `PCMPGTQ` instruction compares the corresponding signed qword integers in the first and second source operands.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15). The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers.

128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM register are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

EVEX encoded VPCMPGTD/Q: The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand (first operand) is a mask register updated according to the writemask k2.

EVEX encoded VPCMPGTB/W: The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand (first operand) is a mask register updated according to the writemask k2.

**Operation**

**COMPARE_BYTES_GREATER (SRC1, SRC2)**

IF SRC1[7:0] > SRC2[7:0]
THEN DEST[7:0]  FFH;
ELSE DEST[7:0]  0; FI;

(*) Continue comparison of 2nd through 15th bytes in SRC1 and SRC2 *)

IF SRC1[127:120] > SRC2[127:120]
THEN DEST[127:120]  FFH;
ELSE DEST[127:120]  0; FI;

**COMPARE_WORDS_GREATER (SRC1, SRC2)**

IF SRC1[15:0] > SRC2[15:0]
THEN DEST[15:0]  FFFFH;
ELSE DEST[15:0]  0; FI;

(*) Continue comparison of 2nd through 7th 16-bit words in SRC1 and SRC2 *)

IF SRC1[127:112] > SRC2[127:112]
THEN DEST[127:112]  FFFFH;
ELSE DEST[127:112]  0; FI;

**COMPARE_DWORDS_GREATER (SRC1, SRC2)**

IF SRC1[31:0] > SRC2[31:0]
THEN DEST[31:0]  FFFFFFFFH;
ELSE DEST[31:0]  0; FI;

(*) Continue comparison of 2nd through 3rd 32-bit dwords in SRC1 and SRC2 *)

IF SRC1[127:96] > SRC2[127:96]
THEN DEST[127:96]  FFFFFFFFH;
ELSE DEST[127:96]  0; FI;
**COMPARE_QWORDS_GREATER (SRC1, SRC2)**

If \( \text{SRC1}[63:0] > \text{SRC2}[63:0] \)
then \( \text{DEST}[63:0] \leftarrow \text{FFFFFFFFFFFFFFFFFH} \);
else \( \text{DEST}[63:0] \leftarrow 0; \text{Fl}; \)
If \( \text{SRC1}[127:64] > \text{SRC2}[127:64] \)
then \( \text{DEST}[127:64] \leftarrow \text{FFFFFFFFFFFFFFFFFH} \);
else \( \text{DEST}[127:64] \leftarrow 0; \text{Fl}; \)

**VPCMPGTB (EVEX encoded versions)**

\( (KL, VL) = (16, 128), (32, 256), (64, 512) \)

For \( j \leftarrow 0 \) to \( KL-1 \)

\( i \leftarrow j \times 8 \)

If \( k2[j] \) OR *no writemask*

Then

/* signed comparison */

\( \text{CMP} \leftarrow \text{SRC1}[i+7:i] > \text{SRC2}[i+7:i]; \)

If \( \text{CMP} = \text{TRUE} \)

Then \( \text{DEST}[j] \leftarrow 1; \)

else \( \text{DEST}[j] \leftarrow 0; \text{Fl}; \)

Else \( \text{DEST}[j] \leftarrow 0; \text{zeroing-masking onlyFl; Fl}; \)

Endfor

\( \text{DEST}[\text{MAX}_KL-1:KL] \leftarrow 0 \)

**VPCMPGTB (VEX.256 encoded version)**

\( \text{DEST}[127:0] \leftarrow \text{COMPARE_BYTES_GREATER(SRC1}[127:0],\text{SRC2}[127:0]) \)

\( \text{DEST}[255:128] \leftarrow \text{COMPARE_BYTES_GREATER(SRC1}[255:128],\text{SRC2}[255:128]) \)

\( \text{DEST}[\text{MAX}_VL-1:256] \leftarrow 0 \)

**VPCMPGTB (VEX.128 encoded version)**

\( \text{DEST}[127:0] \leftarrow \text{COMPARE_BYTES_GREATER(SRC1}[127:0],\text{SRC2}[127:0]) \)

\( \text{DEST}[\text{MAX}_VL-1:128] \leftarrow 0 \)

**PCMPGTB (128-bit Legacy SSE version)**

\( \text{DEST}[127:0] \leftarrow \text{COMPARE_BYTES_GREATER(DEST}[127:0],\text{SRC}[127:0]) \)

\( \text{DEST}[\text{MAX}_VL-1:128] \) (Unmodified)

**VPCMPGTW (EVEX encoded versions)**

\( (KL, VL) = (8, 128), (16, 256), (32, 512) \)

For \( j \leftarrow 0 \) to \( KL-1 \)

\( i \leftarrow j \times 16 \)

If \( k2[j] \) OR *no writemask*

Then

/* signed comparison */

\( \text{CMP} \leftarrow \text{SRC1}[i+15:i] > \text{SRC2}[i+15:i]; \)

If \( \text{CMP} = \text{TRUE} \)

Then \( \text{DEST}[j] \leftarrow 1; \)

else \( \text{DEST}[j] \leftarrow 0; \text{Fl}; \)

Else \( \text{DEST}[j] \leftarrow 0; \text{zeroing-masking onlyFl; Fl}; \)

Endfor

\( \text{DEST}[\text{MAX}_KL-1:KL] \leftarrow 0 \)
VPCMPGTW (VEX.256 encoded version)
DEST[127:0] ← COMPARE_WORDS_GREATER(SRC1[127:0], SRC2[127:0])
DEST[255:128] ← COMPARE_WORDS_GREATER(SRC1[255:128], SRC2[255:128])
DEST[MAX_VL-1:256] ← 0

VPCMPGTW (VEX.128 encoded version)
DEST[127:0] ← COMPARE_WORDS_GREATER(SRC1[127:0], SRC2[127:0])
DEST[MAX_VL-1:128] ← 0

PCMPGTW (128-bit Legacy SSE version)
DEST[127:0] ← COMPARE_WORDS_GREATER(DEST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)

VPCMPGTD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k2[j] OR *no writemask*
    THEN
      /* signed comparison */
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN CMP ← SRC1[i+31:i] > SRC2[31:0];
        ELSE CMP ← SRC1[i+31:i] > SRC2[i+31:i];
        FI;
      IF CMP = TRUE
        THEN DEST[j] ← 1;
        ELSE DEST[j] ← 0; FI;
    ELSE DEST[j] ← 0; zeroing-masking only
    FI;
ENDFOR
DEST[MAX_KL-1:KL] ← 0

VPCMPGTD (VEX.256 encoded version)
DEST[127:0] ← COMPARE_DWORDS_GREATER(SRC1[127:0], SRC2[127:0])
DEST[255:128] ← COMPARE_DWORDS_GREATER(SRC1[255:128], SRC2[255:128])
DEST[MAX_VL-1:256] ← 0

VPCMPGTD (VEX.128 encoded version)
DEST[127:0] ← COMPARE_DWORDS_GREATER(SRC1[127:0], SRC2[127:0])
DEST[MAX_VL-1:128] ← 0

PCMPGTW (128-bit Legacy SSE version)
DEST[127:0] ← COMPARE_DWORDS_GREATER(DEST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] (Unmodified)
VPCMPGTQ (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k2[j] OR *no writemask*
    THEN
      /* signed comparison */
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN CMP ← SRC1[i+63:i] > SRC2[63:0];
        ELSE CMP ← SRC1[i+63:i] > SRC2[i+63:i];
      FI;
      IF CMP = TRUE
        THEN DEST[j] ← 1;
        ELSE DEST[j] ← 0; FI;
    ELSE DEST[j] ← 0 ; zeroing-masking only
  FI;
ENDFOR

DEST[MAX_KL-1:KL] ← 0

VPCMPGTQ (VEX.256 encoded version)

DEST[127:0] ← COMPARE_QWORDS_GREATER(SRC1[127:0],SRC2[127:0])

DEST[255:128] ← COMPARE_QWORDS_GREATER(SRC1[255:128],SRC2[255:128])

DEST[MAX_VL-1:256] ← 0

VPCMPGTQ (VEX.128 encoded version)

DEST[127:0] ← COMPARE_QWORDS_GREATER(SRC1[127:0],SRC2[127:0])

DEST[MAX_VL-1:128] ← 0

PCMPGTQ (128-bit Legacy SSE version)

DEST[127:0] ← COMPARE_QWORDS_GREATER(DEST[127:0],SRC2[127:0])

DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VPCMPGTB __m128i _mm_cmpgt_epi8(__m128i a, __m128i b);
VPCMPGTB __m128i _mm_mask_cmpgt_epi8(__m128i k, __m128i a, __m128i b);
VPCMPGTB __m128i _mm512_cmpgt_epi8(__m512i a, __m512i b);
VPCMPGTB __m128i _mm512_mask_cmpgt_epi8(__m128i k, __m512i a, __m512i b);
VPCMPGTB __m256_cmpgt_epi8(__m256i a, __m256i b);
VPCMPGTB __m256_mask_cmpgt_epi8(__m256i k, __m256i a, __m256i b);
VPCMPGTQ __m512i _mm512_cmpgt_epi64(__m512i a, __m512i b);
VPCMPGTQ __m512i _mm512_mask_cmpgt_epi64(__m512i k, __m512i a, __m512i b);
VPCMPGTW __m256_cmpgt_epi16(__m256i a, __m256i b);
VPCMPGTW __m256_mask_cmpgt_epi16(__m256i k, __m256i a, __m256i b);
VPCMPGTW __mmask16 __mm256_mask_cmpgt_epi16_mask(__mmask16 k, __m256i a, __m256i b);
VPCMPGTW __mmask8 __mm_cmpgt_epi16_mask(__m128i a, __m128i b);
VPCMPGTW __mmask8 __mm_mask_cmpgt_epi16_mask(__mmask8 k, __m128i a, __m128i b);
PCMPGTB __m128i __mm_cmpgt_epi8 (__m128i a, __m128i b)
PCMPGTW __m128i __mm_cmpgt_epi16 (__m128i a, __m128i b)
PCMPGTD __m128i __mm_cmpgt_epi32 (__m128i a, __m128i b)
PCMPGTQ __m128i __mm_cmpgt_epi64(__m128i a, __m128i b);
PCMPGTB __m256i __mm256_cmpgt_epi8 (__m256i a, __m256i b)
PCMPGTW __m256i __mm256_cmpgt_epi16 (__m256i a, __m256i b)
PCMPGTD __m256i __mm256_cmpgt_epi32 (__m256i a, __m256i b)
PCMPGTQ __m256i __mm256_cmpgt_epi64(__m256i a, __m256i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPCMPGTQ/D, see Exceptions Type E4.
EVEX-encoded VPCMPGTB/W, see Exceptions Type E4.nb.
VPCMPB/VPCMPUB—Compare Packed Byte Values Into Mask

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 3F /r ib</td>
<td>FVM/V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed byte values in xmm3/m128 and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 3F /r ib</td>
<td>FVM/V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed byte values in ymm3/m256 and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 3F /r ib</td>
<td>FVM/V/V</td>
<td>AVX512BW</td>
<td>Compare packed signed byte values in zmm3/m512 and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 3E /r ib</td>
<td>FVM/V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned byte values in xmm3/m128 and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 3E /r ib</td>
<td>FVM/V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned byte values in ymm3/m256 and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 3E /r ib</td>
<td>FVM/V/V</td>
<td>AVX512BW</td>
<td>Compare packed unsigned byte values in zmm3/m512 and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed byte values in the second source operand and the first source operand and returns the results of the comparison to the mask destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source operands. The result of each comparison is a single mask bit result of 1 (comparison true) or 0 (comparison false).

VPCMPB performs a comparison between pairs of signed byte values.

VPCMPUB performs a comparison between pairs of unsigned byte values.

The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand (first operand) is a mask register k1. Up to 64/32/16 comparisons are performed with results written to the destination operand under the writemask k2.

The comparison predicate operand is an 8-bit immediate: bits 2:0 define the type of comparison to be performed. Bits 3 through 7 of the immediate are reserved. Compiler can implement the pseudo-op mnemonic listed in Table 5-17.
Table 5-17. Pseudo-Op and VPCMP* Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>PCMPM Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPCMPEQ* reg1, reg2, reg3</td>
<td>VPCMP* reg1, reg2, reg3, 0</td>
</tr>
<tr>
<td>VPCMPLE* reg1, reg2, reg3</td>
<td>VPCMP* reg1, reg2, reg3, 2</td>
</tr>
<tr>
<td>VPCMPNEQ* reg1, reg2, reg3</td>
<td>VPCMP* reg1, reg2, reg3, 4</td>
</tr>
<tr>
<td>VPPCMPLT* reg1, reg2, reg3</td>
<td>VPCMP* reg1, reg2, reg3, 1</td>
</tr>
<tr>
<td>VPCMPNLT* reg1, reg2, reg3</td>
<td>VPCMP* reg1, reg2, reg3, 5</td>
</tr>
<tr>
<td>VPCMPNLE* reg1, reg2, reg3</td>
<td>VPCMP* reg1, reg2, reg3, 6</td>
</tr>
</tbody>
</table>

Operation

CASE (COMPARISON PREDICATE) OF
0: OP ← EQ;
1: OP ← LT;
2: OP ← LE;
3: OP ← FALSE;
4: OP ← NEQ;
5: OP ← NLT;
6: OP ← NLE;
7: OP ← TRUE;
ESAC;

VPCMPB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
    i ← j * 8
    IF k2[j] OR *no writemask*
        THEN
            CMP ← SRC1[i+7:i] OP SRC2[i+7:i];
            IF CMP = TRUE
                THEN DEST[j] ← 1;
                ELSE DEST[j] ← 0; FI;
            ELSE END ELSE DEST[j] = 0 ; zeroing-masking onlyFI;
        FI;
ENDFOR
DEST[MAX_KL-1:KL] ← 0

VPCMPUB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
    i ← j * 8
    IF k2[j] OR *no writemask*
        THEN
            CMP ← SRC1[i+7:i] OP SRC2[i+7:i];
            IF CMP = TRUE
                THEN DEST[j] ← 1;
                ELSE DEST[j] ← 0; FI;
            ELSE END ELSE DEST[j] = 0 ; zeroing-masking onlyFI;
        FI;
ENDFOR
DEST[MAX_KL-1:KL] ← 0

Ref. # 319433-023
INSTRUCTION SET REFERENCE, A-Z

Intel C/C++ Compiler Intrinsic Equivalent

VPCMPB __mmask64 __mm512_cmp_epi8_mask( __m512i a, __m512i b, int cmp);
VPCMPB __mmask64 __mm512_mask_cmp_epi8_mask( __mmask64 m, __m512i a, __m512i b, int cmp);
VPCMPB __mmask32 __mm256_cmp_epi8_mask( __m256i a, __m256i b, int cmp);
VPCMPB __mmask32 __mm256_mask_cmp_epi8_mask( __mmask32 m, __m256i a, __m256i b, int cmp);
VPCMPB __mmask16 __mm_cmp_epi8_mask( __m128i a, __m128i b, int cmp);
VPCMPB __mmask16 __mm_mask_cmp_epi8_mask( __mmask16 m, __m128i a, __m128i b, int cmp);
VPCMPB __mmask64 __mm512_cmp[eq|ge|gt|le|lt|neq]_epi8_mask( __m512i a, __m512i b);
VPCMPB __mmask64 __mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epi8_mask( __mmask64 m, __m512i a, __m512i b);
VPCMPB __mmask32 __mm256_cmp[eq|ge|gt|le|lt|neq]_epi8_mask( __m256i a, __m256i b);
VPCMPB __mmask32 __mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epi8_mask( __mmask32 m, __m256i a, __m256i b);
VPCMPB __mmask16 __mm_cmp[eq|ge|gt|le|lt|neq]_epi8_mask( __m128i a, __m128i b);
VPCMPB __mmask16 __mm_mask_cmp[eq|ge|gt|le|lt|neq]_epi8_mask( __mmask16 m, __m128i a, __m128i b);
VPCMPUB __mmask64 __mm512_cmp_epi8_mask( __m512i a, __m512i b, int cmp);
VPCMPUB __mmask64 __mm512_mask_cmp_epi8_mask( __mmask64 m, __m512i a, __m512i b);
VPCMPUB __mmask32 __mm256_cmp_epi8_mask( __m256i a, __m256i b, int cmp);
VPCMPUB __mmask32 __mm256_mask_cmp_epi8_mask( __mmask32 m, __m256i a, __m256i b);
VPCMPUB __mmask16 __mm_cmp_epi8_mask( __m128i a, __m128i b, int cmp);
VPCMPUB __mmask16 __mm_mask_cmp_epi8_mask( __mmask16 m, __m128i a, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E4.nb.
VPCMPD/VPCMPUD—Compare Packed Integer Values into Mask

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 1F / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed signed doubleword integer values in xmm3/m128/m32bcst and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 1F / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed signed doubleword integer values in ymm3/m256/m32bcst and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 1F / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed doubleword integer values in zmm2 and zmm3/m512/m32bcst using bits 2:0 of imm8 as a comparison predicate. The comparison results are written to the destination k1 under writemask k2.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 1E / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed unsigned doubleword integer values in xmm3/m128/m32bcst and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 1E / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed unsigned doubleword integer values in ymm3/m256/m32bcst and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 1E / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned doubleword integer values in zmm2 and zmm3/m512/m32bcst using bits 2:0 of imm8 as a comparison predicate. The comparison results are written to the destination k1 under writemask k2.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD compare of the packed integer values in the second source operand and the first source operand and returns the results of the comparison to the mask destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source operands. The result of each comparison is a single mask bit result of 1 (comparison true) or 0 (comparison false).

VPCMPD/VPCMPUD performs a comparison between pairs of signed/unsigned doubleword integer values.

The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand (first operand) is a mask register k1. Up to 16/8/4 comparisons are performed with results written to the destination operand under the writemask k2.

The comparison predicate operand is an 8-bit immediate: bits 2:0 define the type of comparison to be performed. Bits 3 through 7 of the immediate are reserved. Compiler can implement the pseudo-op mnemonic listed in Table 5-17.
Operation

CASE (COMPARISON PREDICATE) OF
  0: OP  EQ;
  1: OP  LT;
  2: OP  LE;
  3: OP  FALSE;
  4: OP  NEQ;
  5: OP  NLT;
  6: OP  NLE;
  7: OP  TRUE;
ESAC;

VPCMPD (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j  0 TO KL-1
  i  j * 32
  IF k2[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN CMP  SRC1[i+31:i] OP SRC2[31:0];
        ELSE CMP  SRC1[i+31:i] OP SRC2[i+31:i];
        FI;
      IF CMP = TRUE
        THEN DEST[j]  1;
        ELSE DEST[j]  0; FI;
      ELSE DEST[j]  0 ; zeroing-masking onlyFI;
    FI;
ENDFOR
DEST[MAX_KL-1:KL]  0

VPCMPUD (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j  0 TO KL-1
  i  j * 32
  IF k2[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN CMP  SRC1[i+31:i] OP SRC2[31:0];
        ELSE CMP  SRC1[i+31:i] OP SRC2[i+31:i];
        FI;
      IF CMP = TRUE
        THEN DEST[j]  1;
        ELSE DEST[j]  0; FI;
      ELSE DEST[j]  0 ; zeroing-masking onlyFI;
    FI;
ENDFOR
DEST[MAX_KL-1:KL]  0

Intel C/C++ Compiler Intrinsic Equivalent

VPCMPD __mmask16 _mm512_cmp_epi32_mask(__m512i a, __m512i b, int imm);
VPCMPD __mmask16 _mm512_mask_cmp_epi32_mask(__mmask16 k, __m512i a, __m512i b, int imm);
VPCMPD __mmask16 _mm512_cmp[eq|ge|gt|le|lt|neq]_epi32_mask(__m512i a, __m512i b);
VPCMPD __mmask16 _mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epi32_mask(__mmask16 k, __m512i a, __m512i b);
VPCMPUD __mmask16 _mm512_cmp_epu32_mask(__m512i a, __m512i b, int imm);
VPCMPUD __m128 _mm512_mask_cmp_epi32_mask(__mmask16 k, _mm512 a, _mm512 b, int imm);
VPCMPUD __m128 _mm512_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(_mm512 a, _mm512 b);
VPCMPUD __m128 _mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(__mmask16 k, _m512 a, _m512 b);
VPCMPD __m8 _mm512_cmp_epi32_mask(_m256 a, _m256 b, int imm);
VPCMPD __m8 _mm512_mask_cmp_epi32_mask(__mmask8 k, _m256 a, _m256 b);
VPCMPD __m8 _mm512_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(_m256 a, _m256 b);
VPCMPD __m8 _mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(__mmask8 k, _m256 a, _m256 b);
VPCMPD __m8 _mm256_cmp_epi32_mask(_m256 a, _m256 b, int imm);
VPCMPD __m8 _mm256_mask_cmp_epi32_mask(__mmask8 k, _m256 a, _m256 b);
VPCMPD __m8 _mm256_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(_m256 a, _m256 b);
VPCMPD __m8 _mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(__mmask8 k, _m256 a, _m256 b);
VPCMPD __m8 _mm_cmp_epi32_mask(_m128 a, _m128 b, int imm);
VPCMPD __m8 _mm_mask_cmp_epi32_mask(__mmask8 k, _m128 a, _m128 b);
VPCMPD __m8 _mm_cmp[eq|ge|gt|le|lt|neq]_epi32_mask(_m128 a, _m128 b);
VPCMPD __m8 _mm_mask_cmp[eq|ge|gt|le|lt|neq]_epi32_mask(__mmask8 k, _m128 a, _m128 b);
VPCMPD __m8 _mm_cmp_epi32_mask(_m128 a, _m128 b, int imm);
VPCMPD __m8 _mm_mask_cmp_epi32_mask(__mmask8 k, _m128 a, _m128 b);
VPCMPD __m8 _mm_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(_m128 a, _m128 b);
VPCMPD __m8 _mm_mask_cmp[eq|ge|gt|le|lt|neq]_epu32_mask(__mmask8 k, _m128 a, _m128 b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

EVEX-encoded instruction, see Exceptions Type E4.
VPCMPQ/VPCMPUQ—Compare Packed Integer Values into Mask

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 1F /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Compare packed signed quadword integer values in xmm3/m128/m64bcst and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPQ k1[k2], xmm2, xmm3/m128/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 1F /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Compare packed signed quadword integer values in ymm3/m256/m64bcst and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPQ k1[k2], ymm2, ymm3/m256/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 1F /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed quadword integer values in zmm3/m512/m64bcst and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPQ k1[k2], zmm2, zmm3/m512/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 1E /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Compare packed unsigned quadword integer values in xmm3/m128/m64bcst and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPUQ k1[k2], xmm2, xmm3/m128/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 1E /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Compare packed unsigned quadword integer values in ymm3/m256/m64bcst and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPUQ k1[k2], ymm2, ymm3/m256/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 1E /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned quadword integer values in zmm3/m512/m64bcst and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPUQ k1[k2], zmm2, zmm3/m512/m64bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD compare of the packed integer values in the second source operand and the first source operand and returns the results of the comparison to the mask destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source operands. The result of each comparison is a single mask bit result of 1 (comparison true) or 0 (comparison false).

VPCMPQ/VPCMPUQ performs a comparison between pairs of signed/unsigned quadword integer values.

The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand (first operand) is a mask register k1. Up to 8/4/2 comparisons are performed with results written to the destination operand under the writemask k2.

The comparison predicate operand is an 8-bit immediate: bits 2:0 define the type of comparison to be performed. Bits 3 through 7 of the immediate are reserved. Compiler can implement the pseudo-op mnemonic listed in Table 5-17.
Operation

CASE (COMPARISON PREDICATE) OF

0: OP  EQ;
1: OP  LT;
2: OP  LE;
3: OP  FALSE;
4: OP  NEQ;
5: OP  NLT;
6: OP  NLE;
7: OP  TRUE;
ESAC;

VPCMPQ (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j  0 TO KL-1
    i  j * 64
    IF k2[j] OR *no writemask*
    THEN
        IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN CMP  SRC1[i+63:i] OP SRC2[63:0];
            ELSE CMP  SRC1[i+63:i] OP SRC2[i+63:i];
        FI;
        IF CMP = TRUE
            THEN DEST[j]  1;
            ELSE DEST[j]  0; FI;
        ELSE DEST[j]  0 ; zeroing-masking only
        FI;
ENDFOR
DEST[MAX_KL-1:KL]  0

VPCMPUQ (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j  0 TO KL-1
    i  j * 64
    IF k2[j] OR *no writemask*
    THEN
        IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN CMP  SRC1[i+63:i] OP SRC2[63:0];
            ELSE CMP  SRC1[i+63:i] OP SRC2[i+63:i];
        FI;
        IF CMP = TRUE
            THEN DEST[j]  1;
            ELSE DEST[j]  0; FI;
        ELSE DEST[j]  0 ; zeroing-masking only
        FI;
ENDFOR
DEST[MAX_KL-1:KL]  0

Intel C/C++ Compiler Intrinsic Equivalent

VPCMPQ __mmask8 _mm512_cmp_epi64_mask( __m512i a, __m512i b, int imm);
VPCMPQ __mmask8 _mm512_mask_cmp_epi64_mask(__mmask8 k, __m512i a, __m512i b, int imm);
VPCMPQ __mmask8 _mm512 cmp[eq|ge|gt|le|lt|neq]_epi64_mask( __m512i a, __m512i b);
VPCMPUQ __mmask8 _mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epi64_mask(__mmask8 k, __m512i a, __m512i b);
VPCMPUQ __mmask8 _mm512_cmp_epu64_mask(__m512i a, __m512i b, int imm);
VPCMPUQ __mmask8 __mm512_mask_cmp_epu64_mask(__mmask8 k, __m512i a, __m512i b, int imm);
VPCMPUQ __mmask8 __mm512_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__m512i a, __m512i b);
VPCMPUQ __mmask8 __mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__mmask8 k, __m512i a, __m512i b);
VPCMPQ __mmask8 __mm256_cmp_epi64_mask(__m256i a, __m256i b, int imm);
VPCMPQ __mmask8 __mm256_mask_cmp_epi64_mask(__mmask8 k, __m256i a, __m256i b);
VPCMPQ __mmask8 __mm256_cmp[eq|ge|gt|le|lt|neq]_epi64_mask(__m256i a, __m256i b);
VPCMPQ __mmask8 __mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epi64_mask(__mmask8 k, __m256i a, __m256i b);
VPCMPUQ __mmask8 __mm256_mask_cmp_epu64_mask(__mmask8 k, __m256i a, __m256i b, int imm);
VPCMPUQ __mmask8 __mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__m256i a, __m256i b);
VPCMPUQ __mmask8 __mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__mmask8 k, __m256i a, __m256i b);
VPCMPUQ __mmask8 __mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__m256i a, __m256i b, int imm);
VPCMPUQ __mmask8 __mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__mmask8 k, __m256i a, __m256i b);
VPCMPQ __mmask8 __mm128_mask_cmp_epi64_mask(__m128i a, __m128i b, int imm);
VPCMPQ __mmask8 __mm128_mask_cmp_epi64_mask(__mmask8 k, __m128i a, __m128i b);
VPCMPQ __mmask8 __mm128_mask_cmp[eq|ge|gt|le|lt|neq]_epi64_mask(__m128i a, __m128i b);
VPCMPQ __mmask8 __mm128_mask_cmp[eq|ge|gt|le|lt|neq]_epi64_mask(__mmask8 k, __m128i a, __m128i b);
VPCMPUQ __mmask8 __mm128_mask_cmp_epu64_mask(__m128i a, __m128i b, int imm);
VPCMPUQ __mmask8 __mm128_mask_cmp_epu64_mask(__mmask8 k, __m128i a, __m128i b);
VPCMPUQ __mmask8 __mm128_mask_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__m128i a, __m128i b);
VPCMPUQ __mmask8 __mm128_mask_cmp[eq|ge|gt|le|lt|neq]_epu64_mask(__mmask8 k, __m128i a, __m128i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

EVEX-encoded instruction, see Exceptions Type E4.
VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 3F / r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed word integers in xmm3/m128 and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPW k1 [k2], xmm2, xmm3/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 3F / r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed word integers in ymm3/m256 and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPW k1 [k2], ymm2, ymm3/m256, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 3F / r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed signed word integers in zmm3/m512 and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPW k1 [k2], zmm2, zmm3/m512, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 3E / r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned word integers in xmm3/m128 and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPUW k1 [k2], xmm2, xmm3/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 3E / r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned word integers in ymm3/m256 and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPUW k1 [k2], ymm2, ymm3/m256, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 3E / r ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed unsigned word integers in zmm3/m512 and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>VPCMPUW k1 [k2], zmm2, zmm3/m512, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed integer word in the second source operand and the first source operand and returns the results of the comparison to the mask destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source operands. The result of each comparison is a single mask bit result of 1 (comparison true) or 0 (comparison false).

VPCMPW performs a comparison between pairs of signed word values.

VPCMPUW performs a comparison between pairs of unsigned word values.

The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand (first operand) is a mask register k1. Up to 32/16/8 comparisons are performed with results written to the destination operand under the writemask k2.

The comparison predicate operand is an 8-bit immediate: bits 2:0 define the type of comparison to be performed. Bits 3 through 7 of the immediate are reserved. Compiler can implement the pseudo-op mnemonic listed in Table 5-17.
Operation

CASE (COMPARISON PREDICATE) OF
  0: OP  EQ;
  1: OP  LT;
  2: OP  LE;
  3: OP  FALSE;
  4: OP  NEQ;
  5: OP  NLT;
  6: OP  NLE;
  7: OP  TRUE;
ESAC;

VPCMPW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j  0 TO KL-1
  i  j * 16
  IF k2[j] OR *no writemask*
    THEN
      ICMP  SRC1[i+15:i] OP SRC2[i+15:i];
      IF CMP = TRUE
        THEN DEST[j]  1;
        ELSE DEST[j]  0; FI;
      ELSE DEST[j] = 0 ; zeroing-masking only
    FI;
ENDFOR
DEST[MAX_KL-1:KL]  0

VPCMPUW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j  0 TO KL-1
  i  j * 16
  IF k2[j] OR *no writemask*
    THEN
      CMP  SRC1[i+15:i] OP SRC2[i+15:i];
      IF CMP = TRUE
        THEN DEST[j]  1;
        ELSE DEST[j]  0; FI;
      ELSE DEST[j] = 0 ; zeroing-masking only
    FI;
ENDFOR
DEST[MAX_KL-1:KL]  0

Intel C/C++ Compiler Intrinsic Equivalent

VPCMPW __mmask32 __mm512_cmp_epi16_mask( __m512i a, __m512i b, int cmp);
VPCMPW __mmask32 __mm512_mask_cmp_epi16_mask( __mmask32 m, __m512i a, __m512i b, int cmp);
VPCMPW __mmask16 __mm256_cmp_epi16_mask( __m256i a, __m256i b, int cmp);
VPCMPW __mmask16 __mm256_mask_cmp_epi16_mask( __mmask16 m, __m256i a, __m256i b, int cmp);
VPCMPW __mmask8 __mm_cmp_epi16_mask( __m128i a, __m128i b, int cmp);
VPCMPW __mmask8 __mm_mask_cmp_epi16_mask( __mmask8 m, __m128i a, __m128i b, int cmp);
VPCMPW __mmask32 __mm512_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __m512i a, __m512i b);
VPCMPW __mmask32 __mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __mmask32 m, __m512i a, __m512i b);
VPCMPW __mmask16 __mm256_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __m256i a, __m256i b);
VPCMPW __mmask16 __mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __mmask16 m, __m256i a, __m256i b);
VPCMPW __mmask8 __mm_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __m128i a, __m128i b);
VPCMPW xmm8 _mm_mask_cmp[eq|gt|le|lt|neq]_epi16_mask(_mm8 m, _m128i a, _m128i b);
VPCMPUW xmm32 _mm512_cmp_epi16_mask(_mm512i a, _mm512i b, int cmp);
VPCMPUW xmm32 _mm512_mask_cmp_epi16_mask(_mm32 m, _mm512i a, _mm512i b, int cmp);
VPCMPUW xmm16 _mm256_cmp_epi16_mask(_mm256i a, _mm256i b, int cmp);
VPCMPUW xmm32 _mm512_mask_cmp_epi16_mask(_mm32 m, _mm512i a, _mm512i b, int cmp);
VPCMPUW xmm16 _mm256_mask_cmp_epi16_mask(_mm16 m, _mm256i a, _mm256i b, int cmp);
VPCMPUW xmm8 _mm_mask_cmp_epi16_mask(_mm8 m, _m128i a, _m128i b, int cmp);
VPCMPUW xmm32 _mm512_mask_cmp_epi16_mask(_mm32 m, _mm512i a, _mm512i b, int cmp);
VPCMPUW xmm16 _mm256_mask_cmp_epi16_mask(_mm16 m, _mm256i a, _mm256i b, int cmp);
VPCMPUW xmm8 _mm_mask_cmp_epi16_mask(_mm8 m, _m128i a, _m128i b, int cmp);

SIMD Floating-Point Exceptions
None

Other Exceptions
EVEX-encoded instruction, see Exceptions Type E4.nb.
VPCOMPRESSD—Store Sparse Packed Doubleword Integer Values into Dense Memory/Register

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compress packed doubleword integer values from xmm2 to xmm1/m128 using controlmask k1.</td>
</tr>
<tr>
<td>VPCOMPRESSD xmm1/m128 [k1][z], xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compress packed doubleword integer values from ymm2 to ymm1/m256 using controlmask k1.</td>
</tr>
<tr>
<td>VPCOMPRESSD ymm1/m256 [k1][z], ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compress packed doubleword integer values from zmm2 to zmm1/m512 using controlmask k1.</td>
</tr>
<tr>
<td>VPCOMPRESSD zmm1/m512 [k1][z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Compress (store) up to 16/8/4 doubleword integer values from the source operand (second operand) to the destination operand (first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

The opmask register k1 selects the active elements (partial vector or possibly non-contiguous if less than 16 active elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the destination starting from the low element of the destination operand.

Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero.

Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

Operation

VPCOMPRESSD (EVEX encoded versions) store form

(KL, VL) = (4, 128), (8, 256), (16, 512)

SIZE ← 32
k ← 0
FOR j ← 0 TO KL-1
   i ← j * 32
   IF k1[j] OR *no controlmask*
      THEN
         DEST[k+SIZE-1:k] ← SRC[i+31:j]
         k ← k + SIZE
      FI;
ENDFOR;
VPCOMPRESSD (EVEX encoded versions) reg-reg form

\( (KL, VL) = (4, 128), (8, 256), (16, 512) \)

\[
\text{SIZE} \leftarrow 32 \\
\text{k} \leftarrow 0 \\
\text{FOR } j \leftarrow 0 \text{ TO } KL-1 \\
\quad i \leftarrow j * 32 \\
\quad \text{IF } k1[j] \text{ OR } \text{*no controlmask*} \\
\quad \quad \text{THEN} \\
\quad \quad \quad \text{DEST}[k+\text{SIZE}-1:k] \leftarrow \text{SRC}[i+31:i] \\
\quad \quad \quad \text{k} \leftarrow k + \text{SIZE} \\
\quad \text{FI;} \\
\text{ENDFOR} \\
\text{IF } \text{*merging-masking*} \\
\quad \text{THEN } \text{DEST}[VL-1:k] \text{ remains unchanged*} \\
\quad \text{ELSE } \text{DEST}[VL-1:k] \leftarrow 0 \\
\text{FI} \\
\text{DEST}[\text{MAX_VL-1:VL}] \leftarrow 0
\]

Intel C/C++ Compiler Intrinsic Equivalent

\[
\text{VPCOMPRESSD } \_\_m512i \_\_mm512\_\_mask\_compress\_epi32(\_\_m512i \text{s}, \_\_mm\_\_mask\text{16 } \text{c, } \_\_m512i \text{a}); \\
\text{VPCOMPRESSD } \_\_m512i \_\_mm512\_\_maskz\_compress\_epi32(\_\_mm\_\_mask16 \text{c, } \_\_m512i \text{a}); \\
\text{VPCOMPRESSD } \_\_mm512\_\_mask\_compressss\_storeu\_\_epi32(\text{void } * \text{a, } \_\_mm\_\_mask16 \text{c, } \_\_m512i \text{a}); \\
\text{VPCOMPRESSD } \_\_m256i \_\_mm256\_\_mask\_compress\_epi32(\_\_m256i \text{s, } \_\_mm\_\_mask8 \text{c, } \_\_m256i \text{a}); \\
\text{VPCOMPRESSD } \_\_m256i \_\_mm256\_\_maskz\_compress\_epi32(\_\_mm\_\_mask8 \text{c, } \_\_m256i \text{a}); \\
\text{VPCOMPRESSD } \_\_mm\_\_mask\_compressss\_\_storeu\_\_epi32(\text{void } * \text{a, } \_\_mm\_\_mask8 \text{c, } \_\_m256i \text{a}); \\
\text{VPCOMPRESSD } \_\_m128i \_\_mm128\_\_mask\_compress\_epi32(\_\_m128i \text{s, } \_\_mm\_\_mask8 \text{c, } \_\_m128i \text{a}); \\
\text{VPCOMPRESSD } \_\_m128i \_\_mm128\_\_maskz\_compress\_epi32(\_\_mm\_\_mask8 \text{c, } \_\_m128i \text{a}); \\
\text{VPCOMPRESSD } \_\_mm\_\_mask\_compressss\_\_\_\_storeu\_\_epi32(\text{void } * \text{a, } \_\_mm\_\_mask8 \text{c, } \_\_m128i \text{a});
\]

SIMD Floating-Point Exceptions
None

Other Exceptions
EVEX-encoded instruction, see Exceptions Type E4.nb.
INSTRUCTION SET REFERENCE, A-Z

**VPCOMPRESSQ—Store Sparse Packed Quadword Integer Values into Dense Memory/Register**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W1 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compress packed quadword integer values from xmm2 to xmm1/m128 using controlmask k1.</td>
</tr>
<tr>
<td>VPCOMPRESSQ xmm1/m128 [k1][z], xmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compress packed quadword integer values from ymm2 to ymm1/m256 using controlmask k1.</td>
</tr>
<tr>
<td>VPCOMPRESSQ ymm1/m256 [k1][z], ymm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 8B /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compress packed quadword integer values from zmm2 to zmm1/m512 using controlmask k1.</td>
</tr>
<tr>
<td>VPCOMPRESSQ zmm1/m512 [k1][z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Compress (stores) up to 8/4/2 quadword integer values from the source operand (second operand) to the destination operand (first operand). The source operand is a ZMM/YMM/XMM register, the destination operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location.

The opmask register k1 selects the active elements (partial vector or possibly non-contiguous if less than 8 active elements) from the source operand to compress into a contiguous vector. The contiguous vector is written to the destination starting from the low element of the destination operand.

Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero.

Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

**Operation**

**VPCOMPRESSQ (EVEX encoded versions) store form**

(KL, VL) = (2, 128), (4, 256), (8, 512)

\[ \text{SIZE} \leftarrow 64 \]

\[ k \leftarrow 0 \]

FOR \( j \leftarrow 0 \) TO KL-1

\[ i \leftarrow j \times 64 \]

IF k1[] OR *no controlmask*

THEN

\[ \text{DEST}[k+\text{SIZE}-1:k] \leftarrow \text{SRC}[i+63:j] \]

\[ k \leftarrow k + \text{SIZE} \]

Fi;

ENFOR
VPCOMPRESSQ (EVEX encoded versions) reg-reg form

(KL, VL) = (2, 128), (4, 256), (8, 512)
SIZE ← 64
k ← 0
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no controlmask*
        THEN
            DEST[k+SIZE-1:k] ← SRC[i+63:i]
            k ← k + SIZE
        FI;
    ENDFOR
IF *merging-masking*
    THEN *DEST[VL-1:k] remains unchanged*
    ELSE DEST[VL-1:k] ← 0
    FI
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPCOMPRESSQ __m512i _mm512_mask_compress_epi64(__m512i s, __mmask8 c, __m512i a);
VPCOMPRESSQ __m512i _mm512_maskz_compress_epi64( __mmask8 c, __m512i a);
VPCOMPRESSQ void _mm512_mask_compressstoreu_epi64(void * a, __mmask8 c, __m512i s);
VPCOMPRESSQ __m256i _mm256_mask_compress_epi64(__m256i s, __mmask8 c, __m256i a);
VPCOMPRESSQ __m256i _mm256_maskz_compress_epi64( __mmask8 c, __m256i a);
VPCOMPRESSQ void _mm256_mask_compressstoreu_epi64(void * a, __mmask8 c, __m256i s);
VPCOMPRESSQ __m128i _mm_mask_compress_epi64(__m128i s, __mmask8 c, __m128i a);
VPCOMPRESSQ __m128i _mm_maskz_compress_epi64( __mmask8 c, __m128i a);
VPCOMPRESSQ void _mm_mask_compressstoreu_epi64(void * a, __mmask8 c, __m128i s);

SIMD Floating-Point Exceptions
None

Other Exceptions
EVEX-encoded instruction, see Exceptions Type E4.nb.
VPCONFLICTD/Q—Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 C4 /r VPCONFLICTD xmm1 {k1}{z}, xmm2/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Detect duplicate double-word values in xmm2/m128/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 C4 /r VPCONFLICTD ymm1 {k1}{z}, ymm2/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Detect duplicate double-word values in ymm2/m256/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 C4 /r VPCONFLICTD zmm1 {k1}{z}, zmm2/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512CD</td>
<td>Detect duplicate double-word values in zmm2/m512/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 C4 /r VPCONFLICTQ xmm1 {k1}{z}, xmm2/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Detect duplicate quad-word values in xmm2/m128/m64bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 C4 /r VPCONFLICTQ ymm1 {k1}{z}, ymm2/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Detect duplicate quad-word values in ymm2/m256/m64bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 C4 /r VPCONFLICTQ zmm1 {k1}{z}, zmm2/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512CD</td>
<td>Detect duplicate quad-word values in zmm2/m512/m64bcst using writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Test each dword/qword element of the source operand (the second operand) for equality with all other elements in the source operand closer to the least significant element. Each element’s comparison results form a bit vector, which is then zero extended and written to the destination according to the writemask.

EVEX.512 encoded version: The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.256 encoded version: The source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

EVEX.128 encoded version: The source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Operation

VPCONFLICTD

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j*32
    IF MaskBit(j) OR *no writemask* THEN
        FOR k ← 0 TO j-1
            m ← k*32
            IF (SRC[i+31:i] = SRC[m+31:m]) THEN
                DEST[i+k] ← 1
            ELSE
                DEST[i+k] ← 0
            FI
        ENDFOR
        DEST[i+31:i] ← 0
    ELSE
        IF *merging-masking* THEN
            DEST[i+31:i] remains unchanged
        ELSE
            DEST[i+31:i] ← 0
        FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPCONFLICTQ

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j*64
    IF MaskBit(j) OR *no writemask* THEN
        FOR k ← 0 TO j-1
            m ← k*64
            IF (SRC[i+63:i] = SRC[m+63:m]) THEN
                DEST[i+k] ← 1
            ELSE
                DEST[i+k] ← 0
            FI
        ENDFOR
        DEST[i+63:i] ← 0
    ELSE
        IF *merging-masking* THEN
            DEST[i+63:i] remains unchanged
        ELSE
            DEST[i+63:i] ← 0
        FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
**Intel C/C++ Compiler Intrinsic Equivalent**

- `_mm512_conflict_epi32(__m512i a)`
- `_mm512_mask_conflict_epi32(__m512i s, __mmask16 m, __m512i a)`
- `_mm512_maskz_conflict_epi32(__mmask16 m, __m512i a)`
- `_mm512_conflict_epi64(__m512i a)`
- `_mm512_mask_conflict_epi64(__m512i s, __mmask8 m, __m512i a)`
- `_mm512_maskz_conflict_epi64(__mmask8 m, __m512i a)`
- `_mm256_conflict_epi32(__m256i a)`
- `_mm256_mask_conflict_epi32(__m256i s, __mmask8 m, __m256i a)`
- `_mm256_maskz_conflict_epi32(__mmask8 m, __m256i a)`
- `_mm256_conflict_epi64(__m256i a)`
- `_mm256_mask_conflict_epi64(__m256i s, __mmask8 m, __m256i a)`
- `_mm256_maskz_conflict_epi64(__mmask8 m, __m256i a)`
- `_mm_conflict_epi32(__m128i a)`
- `_mm_mask_conflict_epi32(__m128i s, __mmask8 m, __m128i a)`
- `_mm_maskz_conflict_epi32(__mmask8 m, __m128i a)`
- `_mm_conflict_epi64(__m128i a)`
- `_mm_mask_conflict_epi64(__m128i s, __mmask8 m, __m128i a)`
- `_mm_maskz_conflict_epi64(__mmask8 m, __m128i a)`

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

EVEX-encoded instruction, see Exceptions Type E4.
**VPERMB—Permute Packed Bytes Elements**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 8D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512VBMI</td>
<td>Permute bytes in xmm3/m128 using byte indexes in xmm2 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMB xmm1 {k1}[z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 8D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512VBMI</td>
<td>Permute bytes in ymm3/m256 using byte indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMB ymm1 {k1}[z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 8D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VBMI</td>
<td>Permute bytes in zmm3/m512 using byte indexes in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMB zmm1 {k1}[z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Copies bytes from the second source operand (the third operand) to the destination operand (the first operand) according to the byte indices in the first source operand (the second operand). Note that this instruction permits a byte in the source operand to be copied to more than one location in the destination operand.

Only the low 6(EVEX.512)/5(EVEX.256)/4(EVEX.128) bits of each byte index is used to select the location of the source byte from the second source operand.

The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register updated at byte granularity by the writemask k1.

**Operation**

**VPERMB (EVEX encoded versions)**

$$(KL, VL) = (16, 128), (32, 256), (64, 512)$$

IF $VL = 128$:

$$n \leftarrow 3;$$

ELSE IF $VL = 256$:

$$n \leftarrow 4;$$

ELSE IF $VL = 512$:

$$n \leftarrow 5;$$

FOR $j \leftarrow 0$ TO $KL-1$:

$$id \leftarrow SRC1[^8 + n \cdot ^8]; // location of the source byte$$

IF $k1[j]$ OR *no writemask* THEN

$$DEST[^8 + 7 \cdot ^8] \leftarrow SRC2[id[^8 + 7] \cdot ^8];$$

ELSE IF zeroing-masking THEN

$$DEST[^8 + 7 \cdot ^8] \leftarrow 0;$$

*ELSE

$$DEST[^8 + 7 \cdot ^8] \text{ remains unchanged}^{*}$$

FI

ENDFOR

$$DEST[MAX_{VL-1:VL}] \leftarrow 0;$$
**Intel C/C++ Compiler Intrinsic Equivalent**

VPERMB __m512i _mm512_permutexvar_epi8( __m512i idx, __m512i a);
VPERMB __m512i _mm512_mask_permutexvar_epi8( __m512i s, __mmask64 k, __m512i idx, __m512i a);
VPERMB __m512i _mm512_maskz_permutexvar_epi8( __mmask64 k, __m512i idx, __m512i a);
VPERMB __m256i _mm256_permutexvar_epi8( __m256i idx, __m256i a);
VPERMB __m256i _mm256_mask_permutexvar_epi8( __m256i s, __mmask32 k, __m256i idx, __m256i a);
VPERMB __m256i _mm256_maskz_permutexvar_epi8( __mmask32 k, __m256i idx, __m256i a);
VPERMB __m128i _mm_permutexvar_epi8( __m128i idx, __m128i a);
VPERMB __m128i _mm_mask_permutexvar_epi8( __m128i s, __mmask16 k, __m128i idx, __m128i a);
VPERMB __m128i _mm_maskz_permutexvar_epi8( __mmask16 k, __m128i idx, __m128i a);

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

See Exceptions Type E4NFnb.
## VPERMD/VPERMW—Permute Packed Doublewords/Words Elements

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F38.W0 36 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Permute doublewords in ymm3/m256 using indices in ymm2 and store the result in ymm1.</td>
</tr>
<tr>
<td>VPERMD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 36 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute doublewords in ymm3/m256/m32bcst using indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMD ymm1[k1][z], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 36 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute doublewords in zmm3/m512/m32bcst using indices in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMD zmm1[k1][z], zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 8D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Permute word integers in xmm3/m128 using indexes in xmm2 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMW xmm1[k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 8D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Permute word integers in ymm3/m256 using indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMW ymm1[k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 8D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Permute word integers in zmm3/m512 using indexes in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMW zmm1[k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Copies doublewords (or words) from the second source operand (the third operand) to the destination operand (the first operand) according to the indices in the first source operand (the second operand). Note that this instruction permits a doubleword (word) in the source operand to be copied to more than one location in the destination operand.

VEX.256 encoded VPERMD: The first and second operands are YMM registers, the third operand can be a YMM register or memory location. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX encoded VPERMD: The first and second operands are ZMM/YMM registers, the third operand can be a ZMM/YMM register, a 512/256-bit memory location or a 512/256-bit vector broadcasted from a 32-bit memory location. The elements in the destination are updated using the writemask k1.

VPERMW: first and second operands are ZMM/YMM/XMM registers, the third operand can be a ZMM/YMM/XMM register, or a 512/256/128-bit memory location. The destination is updated using the writemask k1.

EVEX.128 encoded versions: Bits (MAX_VL-1:128) of the corresponding ZMM register are zeroed.
Operation

VPERMD (EVEX encoded versions)

(KL, VL) = (8, 256), (16, 512)
IF VL = 256 THEN n ← 2; Fl;
IF VL = 512 THEN n ← 3; Fl;
FOR j ← 0 TO KL-1
  i ← j * 32
  id ← 32*SRC1[i+n]
  IF k1[j] OR *no writemask*
  THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+31:i] ← SRC2[31:0];
      ELSE DEST[i+31:i] ← SRC2[id+31:id];
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPERMD (VEX.256 encoded version)

DEST[31:0] ← (SRC2[255:0] >> (SRC1[2:0] * 32))[31:0];
DEST[63:32] ← (SRC2[255:0] >> (SRC1[34:32] * 32))[31:0];
DEST[95:64] ← (SRC2[255:0] >> (SRC1[66:64] * 32))[31:0];
DEST[127:96] ← (SRC2[255:0] >> (SRC1[98:96] * 32))[31:0];
DEST[159:128] ← (SRC2[255:0] >> (SRC1[130:128] * 32))[31:0];
DEST[191:160] ← (SRC2[255:0] >> (SRC1[162:160] * 32))[31:0];
DEST[223:192] ← (SRC2[255:0] >> (SRC1[194:192] * 32))[31:0];
DEST[255:224] ← (SRC2[255:0] >> (SRC1[226:224] * 32))[31:0];
DEST[MAX_VL-1:256] ← 0

VPERMW (EVEX encoded versions)

(KL, VL) = (8, 128), (16, 256), (32, 512)
IF VL = 128 THEN n ← 2; Fl;
IF VL = 256 THEN n ← 3; Fl;
IF VL = 512 THEN n ← 4; Fl;
FOR j ← 0 TO KL-1
  i ← j * 16
  id ← 16*SRC1[i+n]
  IF k1[j] OR *no writemask*
  THEN DEST[i+15:i] ← SRC2[id+15:id]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+15:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+15:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPERMD __m512i _mm512_permutexvar_epi32(__m512i idx, __m512i a);
VPERMD __m512i _mm512_mask_permutexvar_epi32(__m512i s, __mmask16 k, __m512i idx, __m512i a);
VPERMD __m512i _mm512_maskz_permutexvar_epi32(__mmask16 k, __m512i idx, __m512i a);
VPERMD __m256i _mm256_permutexvar_epi32(__m256i idx, __m256i a);
VPERMD __m256i _mm256_mask_permutexvar_epi32(__m256i s, __mmask8 k, __m256i idx, __m256i a);
VPERMD __m256i _mm256_maskz_permutexvar_epi32(__mmask8 k, __m256i idx, __m256i a);
VPERMW __m512i _mm512_permutexvar_epi16(__m512i idx, __m512i a);
VPERMW __m512i _mm512_mask_permutexvar_epi16(__m512i s, __mmask32 k, __m512i idx, __m512i a);
VPERMW __m512i _mm512_maskz_permutexvar_epi16(__mmask32 k, __m512i idx, __m512i a);
VPERMW __m256i _mm256_permutexvar_epi16(__m256i idx, __m256i a);
VPERMW __m256i _mm256_mask_permutexvar_epi16(__m256i s, __mmask16 k, __m256i idx, __m256i a);
VPERMW __m256i _mm256_maskz_permutexvar_epi16(__mmask16 k, __m256i idx, __m256i a);
VPERMW __m128i _mm_permutexvar_epi16(__m128i idx, __m128i a);
VPERMW __m128i _mm_mask_permutexvar_epi16(__mmask8 k, __m128i idx, __m128i a);
VPERMW __m128i _mm_maskz_permutexvar_epi16(__mmask8 k, __m128i idx, __m128i a);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPERMD, see Exceptions Type E4NF.
EVEX-encoded VPERMW, see Exceptions Type E4NF.nb.

#UD If VEX.L = 0.
If EVEX.L’L = 0 for VPERMD.
VPERMI2B—Full Permute of Bytes From Two Tables Overwriting the Index

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 75 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512VBMI</td>
<td>Permute bytes in xmm3/m128 and xmm2 using byte indexes in xmm1 and store the byte results in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMI2B xmm1 (k1)(z), xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 75 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512VBMI</td>
<td>Permute bytes in ymm3/m256 and ymm2 using byte indexes in ymm1 and store the byte results in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMI2B ymm1 (k1)(z), ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 75 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VBMI</td>
<td>Permute bytes in zmm3/m512 and zmm2 using byte indexes in zmm1 and store the byte results in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMI2B zmm1 (k1)(z), zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Permutates byte values in the second operand (the first source operand) and the third operand (the second source operand) using the byte indices in the first operand (the destination operand) to select byte elements from the second or third source operands. The selected byte elements are written to the destination at byte granularity under the writemask k1.

The first and second operands are ZMM/YMM/XMM registers. The first operand contains input indices to select elements from the two input tables in the 2nd and 3rd operands. The first operand is also the destination of the result. The third operand can be a ZMM/YMM/XMM register, or a 512/256/128-bit memory location. In each index byte, the id bit for table selection is bit 6/5/4, and bits [5:0]/[4:0]/[3:0] selects element within each input table.

Note that these instructions permit a byte value in the source operands to be copied to more than one location in the destination operand. Also, the same tables can be reused in subsequent iterations, but the index elements are overwritten.

Bits (MAX_VL-1:256/128) of the destination are zeroed for VL=256,128.
Operation

VPERM2B (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)

IF VL = 128:
  id ← 3;
ELSE IF VL = 256:
  id ← 4;
ELSE IF VL = 512:
  id ← 5;
FI;

TMP_DEST[VL-1:0] ← DEST[VL-1:0];

FOR j ← 0 TO KL-1
  off ← 8*SRC1[j*8 + id:*8];
  IF k1[j] OR *no writemask*:
    DEST[j*8 + 7:*8] ← TMP_DEST[j*8+id+1]? SRC2[off+7:off]: SRC1[off+7:off];
  ELSE IF *zeroing-masking*
    DEST[j*8 + 7:*8] ← 0;
  *ELSE
    DEST[j*8 + 7:*8] remains unchanged*
  FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0;

Intel C/C++ Compiler Intrinsic Equivalent

VPERM2B __m512i _mm512_permutex2var_epi8(__m512i a, __m512i idx, __m512i b);
VPERM2B __m512i _mm512_mask2_permutex2var_epi8(__m512i a, __m512i idx, __mmask64 k, __m512i b);
VPERM2B __m512i _mm512_maskz_permutex2var_epi8(__mmask64 k, __m512i a, __m512i idx, __m512i b);
VPERM2B __m256i _mm256_permutex2var_epi8(__m256i a, __m256i idx, __m256i b);
VPERM2B __m256i _mm256_mask2_permutex2var_epi8(__m256i a, __m256i idx, __mmask32 k, __m256i b);
VPERM2B __m256i _mm256_maskz_permutex2var_epi8(__mmask32 k, __m256i a, __m256i idx, __m256i b);
VPERM2B __m128i _mm_permutex2var_epi8(__m128i a, __m128i idx, __m128i b);
VPERM2B __m128i _mm_mask2_permutex2var_epi8(__m128i a, __m128i idx, __mmask16 k, __m128i b);
VPERM2B __m128i _mm_maskz_permutex2var_epi8(__mmask16 k, __m128i a, __m128i idx, __m128i b);

SIMD Floating-Point Exceptions

None.

Other Exceptions

See Exceptions Type E4NF.nb.
## VPERM2W/D/Q/PS/PD—Full Permute From Two Tables Overwriting the Index

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 75 /r VPERM2W xmm1 {k1}{z}, xmm2, xmm3/m128</td>
<td>FVM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Permute word integers from two tables in xmm3/m128 and xmm2 using indexes in xmm1 and store the result in xmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 75 /r VPERM2W ymm1 {k1}{z}, ymm2, ymm3/m256</td>
<td>FVM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Permute word integers from two tables in ymm3/m256 and ymm2 using indexes in ymm1 and store the result in ymm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 75 /r VPERM2W zmm1 {k1}{z}, zmm2, zmm3/m512</td>
<td>FVM V/V</td>
<td>AVX512Bw</td>
<td>Permute word integers from two tables in zmm3/m512 and zmm2 using indexes in zmm1 and store the result in zmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 76 /r VPERM2D xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-words from two tables in xmm3/m128/m32bcst and xmm2 using indexes in xmm1 and store the result in xmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 76 /r VPERM2D ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-words from two tables in ymm3/m256/m32bcst and ymm2 using indexes in ymm1 and store the result in ymm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 76 /r VPERM2D zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Permute double-words from two tables in zmm3/m512/m32bcst and zmm2 using indices in zmm1 and store the result in zmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 76 /r VPERM2Q xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute quad-words from two tables in xmm3/m128/m64bcst and xmm2 using indexes in xmm1 and store the result in xmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 76 /r VPERM2Q ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute quad-words from two tables in ymm3/m256/m64bcst and ymm2 using indexes in ymm1 and store the result in ymm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 76 /r VPERM2Q zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Permute quad-words from two tables in zmm3/m512/m64bcst and zmm2 using indices in zmm1 and store the result in zmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 77 /r VPERM2PS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute single-precision FP values from two tables in xmm3/m128/m32bcst and xmm2 using indexes in xmm1 and store the result in xmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 77 /r VPERM2PS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute single-precision FP values from two tables in ymm3/m256/m32bcst and ymm2 using indexes in ymm1 and store the result in ymm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 77 /r VPERM2PS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Permute single-precision FP values from two tables in zmm3/m512/m32bcst and zmm2 using indices in zmm1 and store the result in zmm1 using writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>
Description

Permutes 16-bit/32-bit/64-bit values in the second operand (the first source operand) and the third operand (the second source operand) using indices in the first operand to select elements from the second and third operands. The selected elements are written to the destination operand (the first operand) according to the writemask k1.

The first and second operands are ZMM/YMM/XMM registers. The first operand contains input indices to select elements from the two input tables in the 2nd and 3rd operands. The first operand is also the destination of the result.

D/Q/PS/PD element versions: The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. Broadcast from the low 32/64-bit memory location is performed if EVEX.b and the id bit for table selection are set (selecting table_2).

Dword/PS versions: The id bit for table selection is bit 4/3/2, depending on VL=512, 256, 128. Bits [3:0]/[2:0]/[1:0] of each element in the input index vector select an element within the two source operands. If the id bit is 0, table_1 (the first source) is selected; otherwise the second source operand is selected.

Qword/PD versions: The id bit for table selection is bit 3/2/1, and bits [2:0]/[1:0]/bit 0 selects element within each input table.

Word element versions: The second source operand can be a ZMM/YMM/XMM register, or a 512/256/128-bit memory location. The id bit for table selection is bit 5/4/3, and bits [4:0]/[3:0]/[2:0] selects element within each input table.

Note that these instructions permit a 16-bit/32-bit/64-bit value in the source operands to be copied to more than one location in the destination operand. Note also that in this case, the same table can be reused for example for a second iteration, while the index elements are overwritten.

Bits (MAX_VL-1:256/128) of the destination are zeroed for VL=256,128.
**Operation**

**VPERMI2W (EVEX encoded versions)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
    id \( \leftarrow 2 \)
FI;

IF VL = 256
    id \( \leftarrow 3 \)
FI;

IF VL = 512
    id \( \leftarrow 4 \)
FI;

TMP_DEST \( \leftarrow \) DEST

FOR j \( \leftarrow 0 \) TO KL-1
    i \( \leftarrow j \times 16 \)
    off \( \leftarrow 16 \times \text{TMP}_\text{DEST}[i+id:i] \)
    IF k1[j] OR *no writemask*
        THEN
            DEST[i+15:i] = \text{TMP}_\text{DEST}[i+id+1] ? SRC2[off+15:off]
            : SRC1[off+15:off]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+15:i] \( \leftarrow 0 \)
            FI
        FI
ENDFOR

DEST[Max_VL-1:VL] \( \leftarrow 0 \)

**VPERMI2D/VPERMI2PS (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF VL = 128
    id \( \leftarrow 1 \)
FI;

IF VL = 256
    id \( \leftarrow 2 \)
FI;

IF VL = 512
    id \( \leftarrow 3 \)
FI;

TMP_DEST \( \leftarrow \) DEST

FOR j \( \leftarrow 0 \) TO KL-1
    i \( \leftarrow j \times 32 \)
    off \( \leftarrow 32 \times \text{TMP}_\text{DEST}[i+id:i] \)
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN
                    DEST[i+31:i] \( \leftarrow \) \text{TMP}_\text{DEST}[i+id+1] ? SRC2[31:0]
                    : SRC1[off+31:off]
                ELSE
                    DEST[i+31:i] \( \leftarrow \) \text{TMP}_\text{DEST}[i+id+1] ? SRC2[off+31:off]
                    : SRC1[off+31:off]
        ELSE
            THEN
        \fi
    \fi
\fi
\fi
\end
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
  FI
FI
ENDIF

DEST[MAX_VL-1:VL] ← 0

VPERM2Q/VPERM2PD (EVEX encoded versions)
(\(KL, VL\) = (2, 128), (4, 256), (8, 512))
IF VL = 128
  id ← 0
FI;
IF VL = 256
  id ← 1
FI;
IF VL = 512
  id ← 2
FI;
TMP_DEST ← DEST
FOR j ← 0 TO KL-1
  i ← j * 64
  off ← 64\*TMP_DEST[i+id:j]
  IF k1[j] OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN
          DEST[i+63:j] ← TMP_DEST[i+id+1] ? SRC2[63:0]
            : SRC1[off+63:off]
        ELSE
            : SRC1[off+63:off]
        FI
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:j] remains unchanged*
          ELSE ; zeroing-masking
            DEST[i+63:j] ← 0
          FI
        FI
      ENDIF
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:j] remains unchanged*
        ELSE ; zeroing-masking
          DEST[i+63:j] ← 0
        FI
    FI
  ENDIF
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPERM2D __m512i_mm512_permutex2var_epi32(__m512i a, __m512i idx, __m512i b);
VPERM2D __m512i_mm512_mask_permutex2var_epi32(__m512i a, __mmask16 k, __m512i idx, __m512i b);
VPERM2D __m512i_mm512_mask2_permutex2var_epi32(__m512i a, __m512i idx, __mmask16 k, __m512i b);
VPERM2D __m512i_mm512_maskz_permutex2var_epi32(__mmask16 k, __m512i a, __m512i idx, __m512i b);
VPERM2D __m256i_mm256_permutex2var_epi32(__m256i a, __m256i idx, __m256i b);
VPERM2D __m256i_mm256_mask_permutex2var_epi32(__m256i a, __mmask8 k, __m256i idx, __m256i b);
VPERM2D __m256i_mm256_mask2_permutex2var_epi32(__m256i a, __m256i idx, __m256i b);
VPERM2D __m256i_mm256_maskz_permutex2var_epi32(__mmask8 k, __m256i idx, __m256i b);
VPERMI2D __m256i _mm256_mask2_permutex2var_epi32(__m256i a, __m256i idx, __mmask8 k, __m256i b);  
VPERMI2D __m256i _mm256_maskz_permutex2var_epi32(__mmask8 k, __m256i a, __m256i idx, __m256i b);  
VPERMI2D __m128i _mm_permutex2var_epi32(__m128i a, __m128i idx, __m128i b);  
VPERMI2D __m128i _mm_mask2_permutex2var_epi32(__m128i a, __m128i idx, __mmask8 k, __m128i b);  
VPERMI2D __m128i _mm_maskz_permutex2var_epi32(__mmask8 k, __m128i a, __m128i idx, __m128i b);  
VPERMI2P __m512d _mm512_permutex2var_epi64(__m512d a, __m512i idx, __m512d b);  
VPERMI2P __m512d _mm512_mask_permutex2var_epi64(__m512d a, __mmask8 k, __m512i idx, __m512d b);  
VPERMI2P __m512d _mm512_mask2_permutex2var_epi64(__m512d a, __m512i idx, __mmask8 k, __m512d b);  
VPERMI2P __m512d _mm512_maskz_permutex2var_epi64(__mmask8 k, __m512d a, __m512i idx, __m512d b);  
VPERMI2P __m256d _mm256_permutex2var_epi64(__m256d a, __m256i idx, __m256d b);  
VPERMI2P __m256d _mm256_mask_permutex2var_epi64(__m256d a, __mmask8 k, __m256i idx, __m256d b);  
VPERMI2P __m256d _mm256_mask2_permutex2var_epi64(__m256d a, __m256i idx, __mmask8 k, __m256d b);  
VPERMI2P __m256d _mm256_maskz_permutex2var_epi64(__mmask8 k, __m256d a, __m256i idx, __m256d b);  
VPERMI2P __m128d _mm_permutex2var_epi64(__m128d a, __m128i idx, __m128d b);  
VPERMI2P __m128d _mm_mask_permutex2var_epi64(__m128d a, __mmask8 k, __m128i idx, __m128d b);  
VPERMI2P __m128d _mm_mask2_permutex2var_epi64(__m128d a, __m128i idx, __mmask8 k, __m128d b);  
VPERMI2P __m128d _mm_maskz_permutex2var_epi64(__mmask8 k, __m128d a, __m128i idx, __m128d b);  
VPERMI2P __m512 _mm512_permutex2var_ps(__m512 a, __m512i idx, __m512 b);  
VPERMI2P __m512 _mm512_mask_permutex2var_ps(__m512 a, __mmask16 k, __m512i idx, __m512 b);  
VPERMI2P __m512 _mm512_mask2_permutex2var_ps(__m512 a, __m512i idx, __mmask16 k, __m512 b);  
VPERMI2P __m512 _mm512_maskz_permutex2var_ps(__mmask16 k, __m512 a, __m512i idx, __m512 b);  
VPERMI2P __m256 _mm256_permutex2var_ps(__m256 a, __m256i idx, __m256 b);  
VPERMI2P __m256 _mm256_mask_permutex2var_ps(__m256 a, __mmask8 k, __m256i idx, __m256 b);  
VPERMI2P __m256 _mm256_mask2_permutex2var_ps(__m256 a, __m256i idx, __mmask8 k, __m256 b);  
VPERMI2P __m256 _mm256_maskz_permutex2var_ps(__mmask8 k, __m256 a, __m256i idx, __m256 b);  
VPERMI2P __m128 _mm_permutex2var_ps(__m128 a, __m128i idx, __m128 b);  
VPERMI2P __m128 _mm_mask_permutex2var_ps(__m128 a, __mmask8 k, __m128i idx, __m128 b);  
VPERMI2P __m128 _mm_mask2_permutex2var_ps(__m128 a, __m128i idx, __mmask8 k, __m128 b);  
VPERMI2P __m128 _mm_maskz_permutex2var_ps(__mmask8 k, __m128 a, __m128i idx, __m128 b);  
VPERMI2P __m512i _mm512_permutex2var_epi16(__m512i a, __m512i idx, __m512i b);  
VPERMI2P __m512i _mm512_mask_permutex2var_epi16(__m512i a, __mmask32 k, __m512i idx, __m512i b);  
VPERMI2P __m512i _mm512_mask2_permutex2var_epi16(__m512i a, __m512i idx, __mmask32 k, __m512i b);  
VPERMI2P __m512i _mm512_maskz_permutex2var_epi16(__mmask32 k, __m512i a, __m512i idx, __m512i b);  
VPERMI2P __m256i _mm256_permutex2var_epi16(__m256i a, __m256i idx, __m256i b);  
VPERMI2P __m256i _mm256_mask_permutex2var_epi16(__m256i a, __mmask16 k, __m256i idx, __m256i b);  
VPERMI2P __m256i _mm256_mask2_permutex2var_epi16(__m256i a, __m256i idx, __mmask16 k, __m256i b);  
VPERMI2P __m256i _mm256_maskz_permutex2var_epi16(__mmask16 k, __m256i a, __m256i idx, __m256i b);
VPERMI2W __m256i __mm256_maskz_permutex2var_epi16(__mmask16 k, __m256i a, __m256i idx, __m256i b);
VPERMI2W __m128i __mm_permutex2var_epi16(__m128i a, __m128i idx, __m128i b);
VPERMI2W __m128i __mm_mask_permutex2var_epi16(__m128i a, __mmask8 k, __m128i idx, __m128i b);
VPERMI2W __m128i __mm_mask2_permutex2var_epi16(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMI2W __m128i __mm_maskz_permutex2var_epi16(__mmask8 k, __m128i a, __m128i idx, __m128i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

VPERMI2D/Q/PS/PD: See Exceptions Type E4NF.
VPERMI2W: See Exceptions Type E4NF.nb.
VPERMT2B—Full Permute of Bytes From Two Tables Overwriting a Table

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 7D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512VBMI</td>
<td>Permute bytes in xmm3/m128 and xmm1 using byte indexes in xmm2 and store the byte results in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMT2B xmm1 {k1}{z}, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 7D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512VBMI</td>
<td>Permute bytes in ymm3/m256 and ymm1 using byte indexes in ymm2 and store the byte results in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMT2B ymm1 {k1}{z}, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 7D /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VBMI</td>
<td>Permute bytes in zmm3/m512 and zmm1 using byte indexes in zmm2 and store the byte results in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPERMT2B zmm1 {k1}{z}, zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.wvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Permutates byte values from two tables, comprising of the first operand (also the destination operand) and the third operand (the second source operand). The second operand (the first source operand) provides byte indices to select byte results from the two tables. The selected byte elements are written to the destination at byte granularity under the writemask k1.

The first and second operands are ZMM/YMM/XMM registers. The second operand contains input indices to select elements from the two input tables in the 1st and 3rd operands. The first operand is also the destination of the result. The second source operand can be a ZMM/YMM/XMM register, or a 512/256/128-bit memory location. In each index byte, the id bit for table selection is bit 6/5/4, and bits [5:0]/[4:0]/[3:0] selects element within each input table.

Note that these instructions permit a byte value in the source operands to be copied to more than one location in the destination operand. Also, the second table and the indices can be reused in subsequent iterations, but the first table is overwritten.

Bits (MAX_VL-1:256/128) of the destination are zeroed for VL=256,128.
Operation

**VPERMT2B (EVEX encoded versions)**

(KL, VL) = (16, 128), (32, 256), (64, 512)

IF VL = 128:
   id ← 3;
ELSE IF VL = 256:
   id ← 4;
ELSE IF VL = 512:
   id ← 5;
FI;

TMP_DEST[VL-1:0] ← DEST[VL-1:0];

FOR j ← 0 TO KL-1
   off ← 8*SRC1[j*8 + id: j*8];
   IF k1[j] OR *no writemask*:
      DEST[j*8 + 7: j*8] ← SRC1[j*8+id+1]? SRC2[off+7:off]: TMP_DEST[off+7:off];
   ELSE IF *zeroing-masking*:
      DEST[j*8 + 7: j*8] ← 0;
   ELSE
      DEST[j*8 + 7: j*8] remains unchanged*
   FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0;

**Intel C/C++ Compiler Intrinsic Equivalent**

VPERMT2B __m512i _mm512_permutex2var_epi8(__m512i a, __m512i idx, __m512i b);
VPERMT2B __m512i _mm512_mask_permutex2var_epi8(__m512i a, __mmask64 k, __m512i idx, __m512i b);
VPERMT2B __m512i _mm512_maskz_permutex2var_epi8(__mmask64 k, __m512i a, __m512i idx, __m512i b);
VPERMT2B __m256i _mm256_permutex2var_epi8(__m256i a, __m256i idx, __m256i b);
VPERMT2B __m256i _mm256_mask_permutex2var_epi8(__m256i a, __mmask32 k, __m256i idx, __m256i b);
VPERMT2B __m256i _mm256_maskz_permutex2var_epi8(__mmask32 k, __m256i a, __m256i idx, __m256i b);
VPERMT2B __m128i _mm_permutex2var_epi8(__m128i a, __m128i idx, __m128i b);
VPERMT2B __m128i _mm_mask_permutex2var_epi8(__m128i a, __mmask16 k, __m128i idx, __m128i b);
VPERMT2B __m128i _mm_maskz_permutex2var_epi8(__mmask16 k, __m128i a, __m128i idx, __m128i b);

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

See Exceptions Type E4NF:nb.
## VPERMT2W/D/Q/PS/PD—Full Permute from Two Tables Overwriting one Table

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 7D /r</td>
<td>VFM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Permute word integers from two tables in xmm3/m128 and xmm1 using indexes in xmm2 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 7D /r</td>
<td>VFM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Permute word integers from two tables in ymm3/m256 and ymm1 using indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 7D /r</td>
<td>VFM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Permute word integers from two tables in zmm3/m512 and zmm1 using indexes in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 7E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-words from two tables in xmm3/m128/m32bcst and xmm1 using indexes in xmm2 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 7E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-words from two tables in ymm3/m256/m32bcst and ymm1 using indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 7E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute double-words from two tables in zmm3/m512/m32bcst and zmm1 using indices in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 7E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute quad-words from two tables in xmm3/m128/m64bcst and xmm1 using indexes in xmm2 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 7E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute quad-words from two tables in ymm3/m256/m64bcst and ymm1 using indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 7E /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute quad-words from two tables in zmm3/m512/m64bcst and zmm1 using indices in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 7F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute single-precision FP values from two tables in xmm3/m128/m32bcst and xmm1 using indexes in xmm2 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 7F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute single-precision FP values from two tables in ymm3/m256/m32bcst and ymm1 using indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 7F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute single-precision FP values from two tables in zmm3/m512/m32bcst and zmm1 using indices in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, A-Z

Description

Permutates 16-bit/32-bit/64-bit values in the first operand and the third operand (the second source operand) using indices in the second operand (the first source operand) to select elements from the first and third operands. The selected elements are written to the destination operand (the first operand) according to the writemask k1.

The first and second operands are ZMM/YMM/XMM registers. The second operand contains input indices to select elements from the two input tables in the 1st and 3rd operands. The first operand is also the destination of the result.

D/Q/PS/PD element versions: The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. Broadcast from the low 32/64-bit memory location is performed if EVEX.b and the id bit for table selection are set (selecting table_2).

Dword/PS versions: The id bit for table selection is bit 4/3/2, depending on VL=512, 256, 128. Bits [3:0]/[2:0]/[1:0] of each element in the input index vector select an element within the two source operands. If the id bit is 0, table_1 (the first source) is selected; otherwise the second source operand is selected.

Qword/PD versions: The id bit for table selection is bit 3/2/1, and bits [2:0]/[1:0]/bit 0 selects element within each input table.

Word element versions: The second source operand can be a ZMM/YMM/XMM register, or a 512/256/128-bit memory location. The id bit for table selection is bit 5/4/3, and bits [4:0]/[3:0]/[2:0] selects element within each input table.

Note that these instructions permit a 16-bit/32-bit/64-bit value in the source operands to be copied to more than one location in the destination operand. Note also that in this case, the same index can be reused for example for a second iteration, while the table elements being permuted are overwritten.

Bits (MAX_VL-1:256/128) of the destination are zeroed for VL=256,128.

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 7F /r VPERMT2PD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Permute double-precision FP values from two tables in xmm3/m128/m64bcst and xmm1 using indexes in xmm2 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 7F /r VPERMT2PD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Permute double-precision FP values from two tables in ymm3/m256/m64bcst and ymm1 using indexes in ymm2 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 7F /r VPERMT2PD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Permute double-precision FP values from two tables in zmm3/m512/m64bcst and zmm1 using indices in zmm2 and store the result in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (r,w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Ref. # 319433-023 5-597
**Operation**

**VPERMT2W (EVEX encoded versions)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
   id ← 2
FI;
IF VL = 256
   id ← 3
FI;
IF VL = 512
   id ← 4
FI;
TMP_DEST ← DEST
FOR j ← 0 TO KL-1
   i ← j * 16
   off ← 16*SRC1[i+id]
   IF k1[j] OR *no writemask*
      THEN
         DEST[i+15:i] = SRC1[i+id+1] ? SRC2[off+15:off]
      ELSE
         IF *merging-mask* ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
         ELSE ; zeroing-mask
            DEST[i+15:i] ← 0
      FI
   FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VPERMT2D/VPERMT2PS (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF VL = 128
   id ← 1
FI;
IF VL = 256
   id ← 2
FI;
IF VL = 512
   id ← 3
FI;
TMP_DEST ← DEST
FOR j ← 0 TO KL-1
   i ← j * 32
   off ← 32*SRC1[i+id]
   IF k1[j] OR *no writemask*
      THEN
         IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN
               DEST[i+31:i] ← SRC1[i+id+1] ? SRC2[31:0]
            ELSE
               DEST[i+31:i] ← SRC1[i+id+1] ? SRC2[off+31:off]
      ELSE
         DEST[i+31:i] ← SRC1[i+id+1] ? SRC2[off+31:off]
            ELSE
               DEST[i+31:i] ← SRC1[i+id+1] ? SRC2[off+31:off]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
        DEST[i+31:i] ← 0
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPERMT2Q/VPERMT2PD (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8 512)
IF VL = 128
    id ← 0
FI;
IF VL = 256
    id ← 1
FI;
IF VL = 512
    id ← 2
FI;
TMP_DEST ← DEST
FOR j ← 0 TO KL-1
    i ← j * 64
    off ← 64*SRC1[i+id:1]
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN
                    DEST[i+63:i] ← SRC1[i+id+1] ? SRC2[63:0]
                        : TMP_DEST[off+63:off]
                ELSE
                    DEST[i+63:i] ← SRC1[i+id+1] ? SRC2[off+63:off]
                        : TMP_DEST[off+63:off]
            ELSE
                IF *merging-masking* ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
                FI
        FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPERMT2D __m512i _mm512_permutex2var_epi32(__m512i a, __m512i idx, __m512i b);
VPERMT2D __m512i _mm512_mask_permutex2var_epi32(__m512i a, __m512i mask, __m512i b);
VPERMT2D __m512i _mm512_mask2_permutex2var_epi32(__m512i a, __m512i mask, __m512i b);
VPERMT2D __m512i _mm512_maskz_permutex2var_epi32(__mmask8 k, __m512i a, __m512i b);
VPERMT2D __m256i _mm256_permutex2var_epi32(__m256i a, __m256i idx, __m256i b);
VPERMT2D __m256i _mm256_mask_permutex2var_epi32(__m256i a, __m256i mask, __m256i b);

Ref. # 319433-023
VPERMT2D __m256i _mm256_mask2_permutex2var_epi32(__m256i a, __m256i idx, __mmask8 k, __m256i b);
VPERMT2D __m256i _mm256_maskz_permutex2var_epi32(__mmask8 k, __m256i a, __m256i idx, __m256i b);
VPERMT2D __m128i _mm_permutex2var_epi32(__m128i a, __m128i idx, __m128i b);
VPERMT2D __m128i _mm_mask2_permutex2var_epi32(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2D __m128i _mm_maskz_permutex2var_epi32(__mmask8 k, __m128i a, __m128i idx, __m128i b);
VPERMT2D __m512d _mm512_permutex2var_pd(__m512d a, __m512d idx, __m512d b);
VPERMT2D __m512d _mm512_mask_permutex2var_pd(__m512d a, __mmask8 k, __m512d idx, __m512d b);
VPERMT2D __m512d _mm512_mask2_permutex2var_pd(__m512d a, __m512d idx, __mmask8 k, __m512d b);
VPERMT2D __m512d _mm512_maskz_permutex2var_pd(__mmask8 k, __m512d a, __m512d idx, __m512d b);
VPERMT2D __m256d _mm256_permutex2var_pd(__m256d a, __m256d idx, __m256d b);
VPERMT2D __m256d _mm256_mask_permutex2var_pd(__m256d a, __mmask8 k, __m256d idx, __m256d b);
VPERMT2D __m256d _mm256_mask2_permutex2var_pd(__m256d a, __m256d idx, __mmask8 k, __m256d b);
VPERMT2D __m256d _mm256_maskz_permutex2var_pd(__mmask8 k, __m256d a, __m256d idx, __m256d b);
VPERMT2D __m128d _mm_permutex2var_ps(__m128d a, __m128d idx, __m128d b);
VPERMT2D __m128d _mm_mask_permutex2var_ps(__m128d a, __mmask8 k, __m128d idx, __m128d b);
VPERMT2D __m128d _mm_mask2_permutex2var_ps(__m128d a, __m128d idx, __mmask8 k, __m128d b);
VPERMT2D __m128d _mm_maskz_permutex2var_ps(__mmask8 k, __m128d a, __m128d idx, __m128d b);
VPERMT2D __m512i _mm512_permutex2var_epi64(__m512i a, __m512i idx, __m512i b);
VPERMT2D __m512i _mm512_mask_permutex2var_epi64(__m512i a, __m512i idx, __mmask8 k, __m512i b);
VPERMT2D __m512i _mm512_mask2_permutex2var_epi64(__m512i a, __m512i idx, __mmask8 k, __m512i b);
VPERMT2D __m512i _mm512_maskz_permutex2var_epi64(__mmask8 k, __m512i a, __m512i idx, __m512i b);
VPERMT2D __m256i _mm256_permutex2var_epi64(__m256i a, __m256i idx, __m256i b);
VPERMT2D __m256i _mm256_mask_permutex2var_epi64(__m256i a, __m256i idx, __mmask8 k, __m256i b);
VPERMT2D __m256i _mm256_mask2_permutex2var_epi64(__m256i a, __m256i idx, __mmask8 k, __m256i b);
VPERMT2D __m256i _mm256_maskz_permutex2var_epi64(__mmask8 k, __m256i a, __m256i idx, __m256i b);
VPERMT2D __m128i _mm_permutex2var_epi64(__m128i a, __m128i idx, __m128i b);
VPERMT2D __m128i _mm_mask_permutex2var_epi64(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2D __m128i _mm_mask2_permutex2var_epi64(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2D __m128i _mm_maskz_permutex2var_epi64(__mmask8 k, __m128i a, __m128i idx, __m128i b);
VPERMT2D __m512i _mm512_permutex2var_epi16(__m512i a, __m512i idx, __m512i b);
VPERMT2D __m512i _mm512_mask_permutex2var_epi16(__m512i a, __m512i idx, __mmask8 k, __m512i b);
VPERMT2D __m512i _mm512_mask2_permutex2var_epi16(__m512i a, __m512i idx, __mmask8 k, __m512i b);
VPERMT2D __m512i _mm512_maskz_permutex2var_epi16(__mmask8 k, __m512i a, __m512i idx, __m512i b);
VPERMT2D __m256i _mm256_permutex2var_epi16(__m256i a, __m256i idx, __m256i b);
VPERMT2D __m256i _mm256_mask_permutex2var_epi16(__m256i a, __m256i idx, __mmask8 k, __m256i b);
VPERMT2D __m256i _mm256_mask2_permutex2var_epi16(__m256i a, __m256i idx, __mmask8 k, __m256i b);
VPERMT2D __m256i _mm256_maskz_permutex2var_epi16(__mmask8 k, __m256i a, __m256i idx, __m256i b);
VPERMT2D __m128i _mm_permutex2var_epi16(__m128i a, __m128i idx, __m128i b);
VPERMT2D __m128i _mm_mask_permutex2var_epi16(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2D __m128i _mm_mask2_permutex2var_epi16(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2D __m128i _mm_maskz_permutex2var_epi16(__mmask8 k, __m128i a, __m128i idx, __m128i b);
VPERMT2D __m512i _mm512_permutex2var_epi32(__m512i a, __m512i idx, __m512i b);
VPERMT2D __m512i _mm512_mask_permutex2var_epi32(__m512i a, __m512i idx, __mmask8 k, __m512i b);
VPERMT2D __m512i _mm512_mask2_permutex2var_epi32(__m512i a, __m512i idx, __mmask8 k, __m512i b);
VPERMT2D __m512i _mm512_maskz_permutex2var_epi32(__mmask8 k, __m512i a, __m512i idx, __m512i b);
VPERMT2D __m256i _mm256_permutex2var_epi32(__m256i a, __m256i idx, __m256i b);
VPERMT2D __m256i _mm256_mask_permutex2var_epi32(__m256i a, __m256i idx, __mmask8 k, __m256i b);
VPERMT2D __m256i _mm256_mask2_permutex2var_epi32(__m256i a, __m256i idx, __mmask8 k, __m256i b);
VPERMT2D __m256i _mm256_maskz_permutex2var_epi32(__mmask8 k, __m256i a, __m256i idx, __m256i b);
VPERMT2D __m128i _mm_permutex2var_epi32(__m128i a, __m128i idx, __m128i b);
VPERMT2D __m128i _mm_mask_permutex2var_epi32(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2D __m128i _mm_mask2_permutex2var_epi32(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2D __m128i _mm_maskz_permutex2var_epi32(__mmask8 k, __m128i a, __m128i idx, __m128i b);
VPERMT2W __m256i __m256i_mask_permutex2var_epi16(__mmask16 k, __m256i a, __m256i idx, __m256i b);
VPERMT2W __m128i __mm_permutex2var_epi16(__m128i a, __m128i idx, __m128i b);
VPERMT2W __m128i __mm_mask_permutex2var_epi16(__m128i a, __mmask8 k, __m128i idx, __m128i b);
VPERMT2W __m128i __mm_mask2_permutex2var_epi16(__m128i a, __m128i idx, __mmask8 k, __m128i b);
VPERMT2W __m128i __mm_maskz_permutex2var_epi16(__mmask8 k, __m128i a, __m128i idx, __m128i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

VPERMT2D/Q/PS/PD: See Exceptions Type E4NF.
VPERMT2W: See Exceptions Type E4NF.nb.
**VPERMILPD—Permute In-Lane of Pairs of Double-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 0D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute double-precision floating-point values in xmm2 using controls from xmm3/m128 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 0D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute double-precision floating-point values in ymm2 using controls from ymm3/m256 and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 0D /r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-precision floating-point values in xmm2 using control from xmm3/m128/m64bcst and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 0D /r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-precision floating-point values in ymm2 using control from ymm3/m256/m64bcst and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 0D /r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute double-precision floating-point values in zmm2 using control from zmm3/m512/m64bcst and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VEX.128.66.0F3A.W0 05 /r ib</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute double-precision floating-point values in xmm2/m128 using controls from imm8.</td>
</tr>
<tr>
<td>VEX.256.66.0F3A.W0 05 /r ib</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute double-precision floating-point values in ymm2/m256 using controls from imm8.</td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.W1 05 /r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-precision floating-point values in xmm2/m128/m64bcst using controls from imm8 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 05 /r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-precision floating-point values in ymm2/m256/m64bcst using controls from imm8 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 05 /r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute double-precision floating-point values in zmm2/m512/m64bcst using controls from imm8 and store the result in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv (r)</td>
<td>ModRM:rr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:rr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv (r)</td>
<td>ModRM:rr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:rr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description
(variable control version)
Permute pairs of double-precision floating-point values in the first source operand (second operand), each using a
1-bit control field residing in the corresponding quadword element of the second source operand (third operand).
Permuted results are stored in the destination operand (first operand).
The control bits are located at bit 0 of each quadword element (see Figure 5-31). Each control determines which of
the source element in an input pair is selected for the destination element. Each pair of source elements must lie
in the same 128-bit region as the destination.
EVEX version: The second source operand (third operand) is a ZMM/YMM/XMM register, a 512/256/128-bit
memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. Permuted results are
written to the destination under the writemask.

VEX.256 encoded version: Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

VEX version: The source operand is a YMM/XMM register or a 256/128-bit memory location and the destination
operand is a YMM/XMM register. Imm8 byte provides the lower 4/2 bit as permute control fields.
EVEX version: The source operand (second operand) is a ZMM/YMM/XMM register, a 512/256/128-bit memory
location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. Permuted results are written to
the destination under the writemask. Imm8 byte provides the lower 8/4/2 bit as permute control fields.
Note: For the imm8 versions, VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instruction will
#UD.
INSTRUCTION SET REFERENCE, A-Z

Operation

VPERMILPD (EVEX immediate versions)

(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
        THEN TMP_SRC1[i+63:i] ← SRC1[63:0];
        ELSE TMP_SRC1[i+63:i] ← SRC1[i+63:i];
    FI;
ENDFOR;
IF (imm8[0] = 0) THEN TMP_DEST[63:0] ← SRC1[63:0]; FI;
IF (imm8[0] = 1) THEN TMP_DEST[63:0] ← TMP_SRC1[127:64]; FI;
IF (imm8[1] = 0) THEN TMP_DEST[127:64] ← TMP_SRC1[63:0]; FI;
IF (imm8[1] = 1) THEN TMP_DEST[127:64] ← TMP_SRC1[127:64]; FI;
IF VL >= 256
    FI;
IF VL >= 512
    FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+63:i] ← 0
            FI
        FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPERMILPD (256-bit immediate version)

IF (imm8[0] = 0) THEN DEST[63:0] ← SRC1[63:0]
IF (imm8[0] = 1) THEN DEST[63:0] ← SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] ← SRC1[63:0]
DEST[MAX_VL-1:256] ← 0
VPERMLPD (128-bit immediate version)

IF (imm8[0] = 0) THEN DEST[63:0] ← SRC1[63:0]
IF (imm8[0] = 1) THEN DEST[63:0] ← SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] ← SRC1[63:0]

DEST[MAX_VL-1:128] ← 0

VPERMLPD (EVEX variable versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN TMP_SRC2[i+63:i] ← SRC2[63:0];
    ELSE TMP_SRC2[i+63:i] ← SRC2[i+63:i];
    FI;
ENDFOR;

IF (TMP_SRC2[1] = 0) THEN TMP_DEST[63:0] ← SRC1[63:0]; FI;
IF (TMP_SRC2[1] = 1) THEN TMP_DEST[63:0] ← SRC1[127:64]; FI;
IF (TMP_SRC2[65] = 0) THEN TMP_DEST[127:64] ← SRC1[63:0]; FI;
IF (TMP_SRC2[65] = 1) THEN TMP_DEST[127:64] ← SRC1[127:64]; FI;
IF VL >= 256
    IF (TMP_SRC2[193] = 0) THEN TMP_DEST[255:192] ← SRC1[191:128]; FI;
    FI;
IF VL >= 512
    IF (TMP_SRC2[257] = 0) THEN TMP_DEST[319:256] ← SRC1[319:256]; FI;
    IF (TMP_SRC2[321] = 0) THEN TMP_DEST[383:320] ← SRC1[319:256]; FI;
    IF (TMP_SRC2[385] = 0) THEN TMP_DEST[447:384] ← SRC1[447:384]; FI;
    IF (TMP_SRC2[385] = 1) THEN TMP_DEST[447:384] ← SRC1[511:448]; FI;
    IF (TMP_SRC2[449] = 0) THEN TMP_DEST[511:448] ← SRC1[447:384]; FI;
    IF (TMP_SRC2[449] = 1) THEN TMP_DEST[511:448] ← SRC1[511:448]; FI;
    FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VPERMILPD (256-bit variable version)
IF (SRC2[1] = 0) THEN DEST[63:0] ← SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] ← SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] ← SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:256] ← 0

VPERMILPD (128-bit variable version)
IF (SRC2[1] = 0) THEN DEST[63:0] ← SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] ← SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] ← SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPERMILPD __m512d _mm512_permute_pd( __m512d a, int imm);
VPERMILPD __m512d _mm512_mask_permute_pd( __m512d s, __mmask8 k, __m512d a, int imm);
VPERMILPD __m512d _mm512_maskz_permute_pd( __mmask8 k, __m512d a, int imm);
VPERMILPD __m256d _mm256_permute_pd( __m256d s, __mmask8 k, __m256d a, int imm);
VPERMILPD __m256d _mm256_mask_permute_pd( __mmask8 k, __m256d a, int imm);
VPERMILPD __m256d _mm256_maskz_permute_pd( __mmask8 k, __m256d a, int imm);
VPERMILPD __m128d _mm_permute_pd( __m128d a, int control)
VPERMILPD __m256d _mm256_permute_pd( __m256d a, int control)
VPERMILPD __m128d _mm_permutevar_pd( __m128d a, __m128i control);
VPERMILPD __m256d _mm256_permutevar_pd( __m256d a, __m256i control);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4; additionally
#UD If VEX.W = 1.
EVEX-encoded instruction, see Exceptions Type E4NF.
#UD If either (E)VEX.vvvv != 1111B and with imm8.
VPERMILPS—Permute In-Lane of Quadruples of Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 0C /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute single-precision floating-point values in xmm2 using controls from xmm3/m128 and store result in xmm1.</td>
</tr>
<tr>
<td>VPERMILPS xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F3A.W0 04 /r ib</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute single-precision floating-point values in xmm2/m128 using controls from imm8 and store result in xmm1.</td>
</tr>
<tr>
<td>VPERMILPS xmm1, xmm2/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 0C /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute single-precision floating-point values in ymm2 using controls from ymm3/m256 and store result in ymm1.</td>
</tr>
<tr>
<td>VPERMILPS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F3A.W0 04 /r ib</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Permute single-precision floating-point values in ymm2/m256 using controls from imm8 and store result in ymm1.</td>
</tr>
<tr>
<td>VPERMILPS ymm1, ymm2/m256, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 0C /r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>AVX512F</td>
</tr>
<tr>
<td>VPERMILPS xmm1{[k1][z]}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 0C /r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>AVX512F</td>
</tr>
<tr>
<td>VPERMILPS ymm1{[k1][z]}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 0C /r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>VPERMILPS zmm1{[k1][z]}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.W0 04 /r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>AVX512F</td>
</tr>
<tr>
<td>VPERMILPS xmm1{[k1][z]}, xmm2/m128/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 04 /r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>AVX512F</td>
</tr>
<tr>
<td>VPERMILPS ymm1{[k1][z]}, ymm2/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 04 /r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>VPERMILPS zmm1{[k1][z]}, zmm2/m512/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Ref. # 319433-023 5-607
Description
(variable control version)
Permute quadruples of single-precision floating-point values in the first source operand (second operand), each quadruplet using a 2-bit control field in the corresponding dword element of the second source operand. Permuted results are stored in the destination operand (first operand).

The 2-bit control fields are located at the low two bits of each dword element (see Figure 5-33). Each control determines which of the source element in an input quadruple is selected for the destination element. Each quadruple of source elements must lie in the same 128-bit region as the destination.

EVEX version: The second source operand (third operand) is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. Permuted results are written to the destination under the writemask.

(immediate control version)
Permute quadruples of single-precision floating-point values in the first source operand (second operand), each quadruplet using a 2-bit control field in the imm8 byte. Each 128-bit lane in the destination operand (first operand) use the four control fields of the same imm8 byte.

VEX version: The source operand is a YMM/XMM register or a 256/128-bit memory location and the destination operand is a YMM/XMM register.

EVEX version: The source operand (second operand) is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. Permuted results are written to the destination under the writemask.

Note: For the imm8 version, VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instruction will #UD.
Operation

Select4(SRC, control) {
CASE (control[1:0]) OF
0: TMP ← SRC[31:0];
1: TMP ← SRC[63:32];
2: TMP ← SRC[95:64];
3: TMP ← SRC[127:96];
ESAC;
RETURN TMP
}

VPERMILPS (EVEX immediate versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN TMP_SRC1[i+31:i] ← SRC1[31:0];
  ELSE TMP_SRC1[i+31:i] ← SRC1[i+31:i];
  FI;
ENDFOR;

TMP_DEST[31:0] ← Select4(TMP_SRC1[127:0], imm8[1:0]);
TMP_DEST[95:64] ← Select4(TMP_SRC1[127:0], imm8[5:4]);
TMP_DEST[127:96] ← Select4(TMP_SRC1[127:0], imm8[7:6]);
FI;
IF VL >= 256
  TMP_DEST[159:128] ← Select4(TMP_SRC1[255:128], imm8[1:0]);
  FI;
IF VL >= 512
  TMP_DEST[287:256] ← Select4(TMP_SRC1[383:256], imm8[1:0]);
  TMP_DEST[415:384] ← Select4(TMP_SRC1[511:384], imm8[1:0]);
  TMP_DEST[479:448] ← Select4(TMP_SRC1[511:384], imm8[5:4]);
  TMP_DEST[511:480] ← Select4(TMP_SRC1[511:384], imm8[7:6]);
  FI;
ENDFOR

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
  ELSE
      IF *merging-masking*
          THEN *DEST[i+31:i] remains unchanged*
      ELSE DEST[i+31:i] ← 0 ;zeroing-masking
     FI;
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VPERMILPS (256-bit immediate version)
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC1[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC1[127:0], imm8[7:6]);
DEST[159:128] ← Select4(SRC1[255:128], imm8[1:0]);
DEST[255:224] ← Select4(SRC1[255:128], imm8[7:6]);

VPERMILPS (128-bit immediate version)
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC1[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC1[127:0], imm8[7:6]);
DEST[MAX_VL-1:128] ← 0

VPERMILPS (EVEX variable versions)
(KL, VL) = (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN TMP_SRC2[i+31:i] ← SRC2[31:0];
        ELSE TMP_SRC2[i+31:i] ← SRC2[i+31:i];
    FI;
ENDFOR;
TMP_DEST[31:0] ← Select4(SRC1[127:0], TMP_SRC2[1:0]);
TMP_DEST[63:32] ← Select4(SRC1[127:0], TMP_SRC2[33:32]);
TMP_DEST[95:64] ← Select4(SRC1[127:0], TMP_SRC2[65:64]);
TMP_DEST[127:96] ← Select4(SRC1[127:0], TMP_SRC2[97:96]);
IF VL >= 256
FI;
IF VL >= 512
    TMP_DEST[287:256] ← Select4(SRC1[383:256], TMP_SRC2[257:256]);
    TMP_DEST[319:288] ← Select4(SRC1[383:256], TMP_SRC2[289:288]);
    TMP_DEST[479:448] ← Select4(SRC1[511:384], TMP_SRC2[449:448]);
    TMP_DEST[511:480] ← Select4(SRC1[511:384], TMP_SRC2[481:480]);
FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
        ELSE
            IF *merging-masking*
                THEN *DEST[i+31:i] remains unchanged*
            ELSE DEST[i+31:i] ← 0 ;zeroing-masking
    FI;
ENDFOR;
VPERMILPS (256-bit variable version)
DEST[31:0] ← Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] ← Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] ← Select4(SRC1[127:0], SRC2[97:96]);
DEST[255:224] ← Select4(SRC1[255:128], SRC2[225:224]);
DEST[MAX_VL-1:256] ← 0

VPERMILPS (128-bit variable version)
DEST[31:0] ← Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] ← Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] ← Select4(SRC1[127:0], SRC2[97:96]);
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPERMILPS __m512_mm512_permute_ps (__m512 a, int imm);
VPERMILPS __m512_mm512_mask_permute_ps (__m512 s, __mmask16 k, __m512 a, int imm);
VPERMILPS __m512_mm512_maskz_permute_ps (__mmask16 k, __m512 a, int imm);
VPERMILPS __m256_mm256_permute_ps (__m256 s, __m256 a, int imm);
VPERMILPS __m256_mm256_mask_permute_ps (__mmask8 k, __m256 a, int imm);
VPERMILPS __m256_mm256_maskz_permute_ps (__mmask8 k, __m256 a, int imm);
VPERMILPS __m128_mm128_permute_ps (__m128 s, __m128 a, int imm);
VPERMILPS __m128_mm128_mask_permute_ps (__m128 a, int imm);
VPERMILPS __m128_mm128_permutevar_ps (__m128 i, __m128 a);
VPERMILPS __m128_mm128_mask_permutevar_ps (__m128 s, __mmask16 k, __m128 i, __m128 a);
VPERMILPS __m128_mm128_maskz_permutevar_ps (__mmask16 k, __m128 i, __m128 a);
VPERMILPS __m256_mm256_permutevar_ps (__m256 s, __m256 a, int imm);
VPERMILPS __m256_mm256_mask_permutevar_ps (__mmask8 k, __m256 a, int imm);
VPERMILPS __m256_mm256_maskz_permutevar_ps (__mmask8 k, __m256 a, int imm);
VPERMILPS __m128_mm128_permutevar_ps (__m128 s, __m128 i, __m128 a);
VPERMILPS __m128_mm128_mask_permutevar_ps (__m128 k, __m128 i, __m128 a);
VPERMILPS __m128_mm128_permute_ps (__m128 a, int control);
VPERMILPS __m256_mm256_permute_ps (__m256 a, int control);
VPERMILPS __m256_mm256_permutevar_ps (__m256 a, __m256i control);
VPERMILPS __m256_mm256_permutevar_ps (__m256 a, __m256i control);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4;
#UD  If VEX.W = 1.
EVEX-encoded instruction, see Exceptions Type E4NF.
#UD  If either (E)VEX.vvvv != 1111B and with imm8.
VPERMPD—Permute Double-Precision Floating-Point Elements

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.256.66.0F3A.W1 01 / r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Permute double-precision floating-point elements in ymm2/m256 using indices in imm8 and store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 01 / r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-precision floating-point elements in ymm2/m256/m64bcst using indexes in imm8 and store the result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 01 / r ib</td>
<td>FV-RMI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute double-precision floating-point elements in zmm2/m512/m64bcst using indices in imm8 and store the result in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 16 / r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute double-precision floating-point elements in ymm3/m256/m64bcst using indexes in ymm2 and store the result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 16 / r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute double-precision floating-point elements in zmm3/m512/m64bcst using indices in zmm2 and store the result in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RMI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

The imm8 version: Copies quadword elements of double-precision floating-point values from the source operand (the second operand) to the destination operand (the first operand) according to the indices specified by the immediate operand (the third operand). Each two-bit value in the immediate byte selects a qword element in the source operand.

VEX version: The source operand can be a YMM register or a memory location. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

In EVEX.512 encoded version, The elements in the destination are updated using the writemask k1 and the imm8 bits are reused as control bits for the upper 256-bit half when the control bits are coming from immediate. The source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location.

The imm8 versions: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

The vector control version: Copies quadword elements of double-precision floating-point values from the second source operand (the third operand) to the destination operand (the first operand) according to the indices in the first source operand (the second operand). The first 3 bits of each 64 bit element in the index operand selects which quadword in the second source operand to copy. The first and second operands are ZMM registers, the third operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The elements in the destination are updated using the writemask k1.

Note that this instruction permits a qword in the source operand to be copied to multiple locations in the destination operand.

If VPERMPD is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.
**Operation**

**VPERMPD (EVEX - imm8 control forms)**

\((K_L, V_L) = (4, 256), (8, 512)\)

FOR \(j \leftarrow 0 \) TO \(K_L-1\)
  \(i \leftarrow j \times 64\)
  IF (EVEX.b = 1) AND (SRC *is memory*)
    THEN TMP_SRC\([i+63:i]\) \(\leftarrow\) SRC\([63:0]\);
    ELSE TMP_SRC\([i+63:i]\) \(\leftarrow\) SRC\([i+63:i]\);
  FI;
ENDFOR;

\(\text{TMP}_{\text{DEST}}\)[63:0] \(\leftarrow\) (\(\text{TMP}_{\text{SRC}}\)[256:0] \(\gg\) (IMM8\([1:0]\) \(* 64))\)[63:0];
\(\text{TMP}_{\text{DEST}}\)[127:64] \(\leftarrow\) (\(\text{TMP}_{\text{SRC}}\)[256:0] \(\gg\) (IMM8\([3:2]\) \(* 64))\)[63:0];
\(\text{TMP}_{\text{DEST}}\)[191:128] \(\leftarrow\) (\(\text{TMP}_{\text{SRC}}\)[256:0] \(\gg\) (IMM8\([5:4]\) \(* 64))\)[63:0];
\(\text{TMP}_{\text{DEST}}\)[255:192] \(\leftarrow\) (\(\text{TMP}_{\text{SRC}}\)[256:0] \(\gg\) (IMM8\([7:6]\) \(* 64))\)[63:0];

IF \(V_L \geq 512\)
  \(\text{TMP}_{\text{DEST}}\)[319:256] \(\leftarrow\) (\(\text{TMP}_{\text{SRC}}\)[511:256] \(\gg\) (IMM8\([1:0]\) \(* 64))\)[63:0];
  \(\text{TMP}_{\text{DEST}}\)[383:320] \(\leftarrow\) (\(\text{TMP}_{\text{SRC}}\)[511:256] \(\gg\) (IMM8\([5:4]\) \(* 64))\)[63:0];
  \(\text{TMP}_{\text{DEST}}\)[447:384] \(\leftarrow\) (\(\text{TMP}_{\text{SRC}}\)[511:256] \(\gg\) (IMM8\([7:6]\) \(* 64))\)[63:0];
FI;

FOR \(j \leftarrow 0 \) TO \(K_L-1\)
  \(i \leftarrow j \times 64\)
  IF k1\([j]\) OR *no writemask*
    THEN DEST\([i+63:i]\) \(\leftarrow\) \(\text{TMP}_{\text{DEST}}\)[i+63:i];
    ELSE IF *merging-masking* ; merging-masking
      THEN *DEST\([i+63:i]\) remains unchanged*
      ELSE ; zeroing-masking
        DEST\([i+63:i]\) \(\leftarrow\) 0 ;zeroing-masking
    FI;
  FI;
ENDFOR

DEST\([\text{MAX}_V_L-1:V_L]\) \(\leftarrow\) 0

**VPERMPD (EVEX - vector control forms)**

\((K_L, V_L) = (4, 256), (8, 512)\)

FOR \(j \leftarrow 0 \) TO \(K_L-1\)
  \(i \leftarrow j \times 64\)
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
    THEN TMP_SRC2\([i+63:i]\) \(\leftarrow\) SRC2\([63:0]\);
    ELSE TMP_SRC2\([i+63:i]\) \(\leftarrow\) SRC2\([i+63:i]\);
  FI;
ENDFOR;

IF \(V_L = 256\)
  \(\text{TMP}_{\text{DEST}}\)[63:0] \(\leftarrow\) (\(\text{TMP}_{\text{SRC2}}\)[255:0] \(\gg\) (SRC1\([1:0]\) \(* 64))\)[63:0];
  \(\text{TMP}_{\text{DEST}}\)[127:64] \(\leftarrow\) (\(\text{TMP}_{\text{SRC2}}\)[255:0] \(\gg\) (SRC1\([3:2]\) \(* 64))\)[63:0];
  \(\text{TMP}_{\text{DEST}}\)[191:128] \(\leftarrow\) (\(\text{TMP}_{\text{SRC2}}\)[255:0] \(\gg\) (SRC1\([5:4]\) \(* 64))\)[63:0];
  \(\text{TMP}_{\text{DEST}}\)[255:192] \(\leftarrow\) (\(\text{TMP}_{\text{SRC2}}\)[255:0] \(\gg\) (SRC1\([7:6]\) \(* 64))\)[63:0];
FI;

IF \(V_L = 512\)
  \(\text{TMP}_{\text{DEST}}\)[63:0] \(\leftarrow\) (\(\text{TMP}_{\text{SRC2}}\)[511:0] \(\gg\) (SRC1\([2:0]\) \(* 64))\)[63:0];
INSTRUCTION SET REFERENCE, A-Z

```
TMP_DEST[127:64] ← (TMP_SRC2[511:0] >> (SRC1[66:64] * 64))[63:0];
TMP_DEST[191:128] ← (TMP_SRC2[511:0] >> (SRC1[130:128] * 64))[63:0];
TMP_DEST[255:192] ← (TMP_SRC2[511:0] >> (SRC1[194:192] * 64))[63:0];
TMP_DEST[319:256] ← (TMP_SRC2[511:0] >> (SRC1[258:256] * 64))[63:0];
TMP_DEST[383:320] ← (TMP_SRC2[511:0] >> (SRC1[322:320] * 64))[63:0];
TMP_DEST[447:384] ← (TMP_SRC2[511:0] >> (SRC1[386:384] * 64))[63:0];
TMP_DEST[511:448] ← (TMP_SRC2[511:0] >> (SRC1[450:448] * 64))[63:0];
FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+63:i] ← 0 ;zeroing-masking
            FI;
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VPERMPD (VEX.256 encoded version)
DEST[63:0] ← (SRC[255:0] >> (IMM8[1:0] * 64))[63:0];
DEST[127:64] ← (SRC[255:0] >> (IMM8[3:2] * 64))[63:0];
DEST[255:192] ← (SRC[255:0] >> (IMM8[7:6] * 64))[63:0];
DEST[MAX_VL-1:256] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPERMPD __m512d _mm512_permutex_pd( __m512d a, int imm);
VPERMPD __m512d _mm512_mask_permutex_pd( __m512d s, __mmask16 k, __m512d a, int imm);
VPERMPD __m512d _mm512_maskz_permutex_pd( __mmask16 k, __m512d a, int imm);
VPERMPD __m512d _mm512_permutexvar_pd( __m512i i, __m512d a);
VPERMPD __m512d _mm512_mask_permutexvar_pd( __m512i i, __m512d s, __mmask16 k, __m512d a);
VPERMPD __m512d _mm512_maskz_permutexvar_pd( __mmask16 k, __m512i i, __m512d a);
VPERMPD __m256d _mm256_permutex_epi64( __m256d a, int imm);
VPERMPD __m256d _mm256_mask_permutex_epi64( __m256d s, __mmask8 k, __m256d a, int imm);
VPERMPD __m256d _mm256_maskz_permutex_epi64( __mmask8 k, __m256d a);
VPERMPD __m256d _mm256_permutexvar_epi64( __m256i i, __m256d a);
VPERMPD __m256d _mm256_mask_permutexvar_epi64( __m256i i, __m256d s, __mmask8 k, __m256i i, __m256d a);
VPERMPD __m256d _mm256_maskz_permutexvar_epi64( __mmask8 k, __m256i i, __m256d a);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4; additionally
#UD  If VEX.L = 0.
    If VEX.vvvv != 1111B.
EVEX-encoded instruction, see Exceptions Type E4NF.
#UD  If encoded with EVEX.128.
    If EVEX.vvvv != 1111B and with imm8.
```
VPERMPS—Permute Single-Precision Floating-Point Elements

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.256.66.0F38.W0 16 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Permute single-precision floating-point elements in ymm3/m256 using indices in ymm2 and store the result in ymm1.</td>
</tr>
<tr>
<td>VPERMPS ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 16 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Permute single-precision floating-point elements in ymm3/m256/m32bcst using indexes in ymm2 and store the result in ymm1 subject to write mask k1.</td>
</tr>
<tr>
<td>VPERMPS ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 16 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute single-precision floating-point values in zmm3/m512/m32bcst using indices in zmm2 and store the result in zmm1 subject to write mask k1.</td>
</tr>
<tr>
<td>VPERMPS zmm1 [k1][z], zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Copies doubleword elements of single-precision floating-point values from the second source operand (the third operand) to the destination operand (the first operand) according to the indices in the first source operand (the second operand). Note that this instruction permits a doubleword in the source operand to be copied to more than one location in the destination operand.

VEX.256 versions: The first and second operands are YMM registers, the third operand can be a YMM register or memory location. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX encoded version: The first and second operands are ZMM registers, the third operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location. The elements in the destination are updated using the writemask k1.

If VPERMPS is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.

Operation

VPERMPS (EVEX forms)

(KL, VL) (8, 256),= (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1) AND (SRC2 "is memory")
    THEN TMP_SRC2[i+31:i] ← SRC2[31:0];
    ELSE TMP_SRC2[i+31:i] ← SRC2[i+31:i];
  FI;
ENDFOR;

IF VL = 256
  TMP_DEST[31:0] ← (TMP_SRC2[255:0] >> (SRC1[2:0] * 32))[31:0];
  TMP_DEST[63:32] ← (TMP_SRC2[255:0] >> (SRC1[34:32] * 32))[31:0];
  TMP_DEST[95:64] ← (TMP_SRC2[255:0] >> (SRC1[66:64] * 32))[31:0];
  TMP_DEST[127:96] ← (TMP_SRC2[255:0] >> (SRC1[98:96] * 32))[31:0];
  TMP_DEST[159:128] ← (TMP_SRC2[255:0] >> (SRC1[130:128] * 32))[31:0];
INSTRUCTION SET REFERENCE, A-Z

```plaintext
FI;
IF VL = 512
    TMP_DEST[31:0]  (TMP_SRC2[511:0] >> (SRC1[3:0] * 32))[31:0];
    TMP_DEST[95:64]  (TMP_SRC2[511:0] >> (SRC1[67:64] * 32))[31:0];
    TMP_DEST[127:96]  (TMP_SRC2[511:0] >> (SRC1[100:96] * 32))[31:0];
    TMP_DEST[287:256]  (TMP_SRC2[511:0] >> (SRC1[289:256] * 32))[31:0];
    TMP_DEST[319:288]  (TMP_SRC2[511:0] >> (SRC1[321:288] * 32))[31:0];
    TMP_DEST[479:448]  (TMP_SRC2[511:0] >> (SRC1[491:448] * 32))[31:0];
    TMP_DEST[511:480]  (TMP_SRC2[511:0] >> (SRC1[503:480] * 32))[31:0];
FI;
ENDFOR
DEST[MAX_VL-1:VL]  0
VPERMPS (VEX.256 encoded version)
DEST[31:0]  (SRC2[255:0] >> (SRC1[2:0] * 32))[31:0];
DEST[63:32]  (SRC2[255:0] >> (SRC1[34:32] * 32))[31:0];
DEST[95:64]  (SRC2[255:0] >> (SRC1[66:64] * 32))[31:0];
DEST[127:96]  (SRC2[255:0] >> (SRC1[98:96] * 32))[31:0];
DEST[159:128]  (SRC2[255:0] >> (SRC1[130:128] * 32))[31:0];
DEST[255:224]  (SRC2[255:0] >> (SRC1[226:224] * 32))[31:0];
DEST[MAX_VL-1:256]  0

Intel C/C++ Compiler Intrinsic Equivalent
VPERMPS_m512_mm512_permutexvar_ps(_m512i i, _mm512 a);
VPERMPS_m512_mm512_mask_permutexvar_ps(_m512 s, _mmask16 k, _m512i i, _m512 a);
VPERMPS_m512_mm512_maskz_permutexvar_ps(_mmask16 k, _m512i i, _m512 a);
VPERMPS_m256_mm256_permutexvar_ps(_m256 a);
VPERMPS_m256_mm256_mask_permutexvar_ps(_m256 s, _mmask8 k, _m256 i, _m256 a);
VPERMPS_m256_mm256_maskz_permutexvar_ps(_mmask8 k, _m256 i, _m256 a);
```

Ref. # 319433-023
**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
Non-EVEX-encoded instruction, see Exceptions Type 4; additionally
#UD If VEX.L = 0.
EVEX-encoded instruction, see Exceptions Type E4NF.
**VPERMQ—Qwords Element Permutation**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.256.66.0F3A.W1 00 / r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Permute quadwords in ymm2/m256 using indices in imm8 and store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 00 / r ib</td>
<td>FV-RM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute quadwords in ymm2/m256/m64bcst using indexes in imm8 and store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 00 / r ib</td>
<td>FV-RMI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute quadwords in zmm2/m512/m64bcst using indices in imm8 and store the result in zmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 36 / r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Permute quadwords in ymm3/m256/m64bcst using indexes in ymm2 and store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 36 / r</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Permute quadwords in zmm3/m512/m64bcst using indices in zmm2 and store the result in zmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RMI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

The imm8 version: Copies quadwords from the source operand (the second operand) to the destination operand (the first operand) according to the indices specified by the immediate operand (the third operand). Each two-bit value in the immediate byte selects a qword element in the source operand.

VEX version: The source operand can be a YMM register or a memory location. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

In EVEX.512 encoded version, The elements in the destination are updated using the writemask k1 and the imm8 bits are reused as control bits for the upper 256-bit half when the control bits are coming from immediate. The source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location.

Immediate control versions: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

The vector control version: Copies quadwords from the second source operand (the third operand) to the destination operand (the first operand) according to the indices in the first source operand (the second operand). The first 3 bits of each 64 bit element in the index operand selects which quadword in the second source operand to copy. The first and second operands are ZMM registers, the third operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The elements in the destination are updated using the writemask k1.

Note that this instruction permits a qword in the source operand to be copied to multiple locations in the destination operand.

If VPERMPQ is encoded with VEX.L= 0 or EVEX.128, an attempt to execute the instruction will cause an #UD exception.
**Operation**

**VPERMQ (EVEX - imm8 control forms)**

(KL, VL) = (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1) AND (SRC *is memory*)
    THEN TEMP_SRC[i+63:i] ← SRC[63:0];
    ELSE TEMP_SRC[i+63:i] ← SRC[i+63:i];
  FI;
ENDFOR;

  TEMP_DEST[63:0] ← (TEMP_SRC[255:0] >> (IMM8[1:0] * 64))[63:0];
  TEMP_DEST[127:64] ← (TEMP_SRC[255:0] >> (IMM8[3:2] * 64))[63:0];
  TEMP_DEST[255:192] ← (TEMP_SRC[255:0] >> (IMM8[7:6] * 64))[63:0];

IF VL >= 512
  TEMP_DEST[319:256] ← (TEMP_SRC[511:256] >> (IMM8[1:0] * 64))[63:0];
  TEMP_DEST[511:448] ← (TEMP_SRC[511:256] >> (IMM8[7:6] * 64))[63:0];
FI;

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*;
    THEN DEST[i+63:i] ← TEMP_DEST[i+63:i]
    ELSE
      IF *merging-mask* ; merging-mask
        THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-mask
        DEST[i+63:i] ← 0 ;zeroing-mask
      FI;
  FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VPERMQ (EVEX - vector control forms)**

(KL, VL) = (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
    THEN TEMP_SRC2[i+63:i] ← SRC2[63:0];
    ELSE TEMP_SRC2[i+63:i] ← SRC2[i+63:i];
  FI;
ENDFOR;

IF VL = 256
  TEMP_DEST[63:0] ← (TEMP_SRC2[255:0] >> (SRC1[1:0] * 64))[63:0];
  TEMP_DEST[127:64] ← (TEMP_SRC2[255:0] >> (SRC1[65:64] * 64))[63:0];
  TEMP_DEST[191:128] ← (TEMP_SRC2[255:0] >> (SRC1[129:128] * 64))[63:0];
  TEMP_DEST[255:192] ← (TEMP_SRC2[255:0] >> (SRC1[193:192] * 64))[63:0];
FI;

IF VL = 512
  TEMP_DEST[63:0] ← (TEMP_SRC2[511:0] >> (SRC1[2:0] * 64))[63:0];
  TEMP_DEST[127:64] ← (TEMP_SRC2[511:0] >> (SRC1[66:64] * 64))[63:0];
  TEMP_DEST[191:128] ← (TEMP_SRC2[511:0] >> (SRC1[130:128] * 64))[63:0];
  TEMP_DEST[255:192] ← (TEMP_SRC2[511:0] >> (SRC1[194:192] * 64))[63:0];
TMP_DEST[319:256] ← (TMP_SRC2[511:0] >> (SRC1[258:256] * 64))[63:0];
TMP_DEST[383:320] ← (TMP_SRC2[511:0] >> (SRC1[322:320] * 64))[63:0];
TMP_DEST[447:384] ← (TMP_SRC2[511:0] >> (SRC1[386:384] * 64))[63:0];
TMP_DEST[511:448] ← (TMP_SRC2[511:0] >> (SRC1[450:448] * 64))[63:0];
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0 ;zeroing-masking
      FI;
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPERMQ (VEX.256 encoded version)
DEST[63:0] ← (SRC[255:0] >> (IMM8[1:0] * 64))[63:0];
DEST[127:64] ← (SRC[255:0] >> (IMM8[3:2] * 64))[63:0];
DEST[255:192] ← (SRC[255:0] >> (IMM8[7:6] * 64))[63:0];
DEST[MAX_VL-1:256] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPERMQ __m512i _mm512_permutex_epi64( __m512i a, int imm);
VPERMQ __m512i _mm512_mask_permutex_epi64( __m512i s, __mmask8 k, __m512i a, int imm);
VPERMQ __m512i _mm512_maskz_permutex_epi64( __mmask8 k, __m512i a, int imm);
VPERMQ __m512i _mm512_permutexvar_epi64( __m512i a, __m512i b);
VPERMQ __m512i _mm512_mask_permutexvar_epi64( __m512i s, __mmask8 k, __m512i a, __m512i b);
VPERMQ __m512i _mm512_maskz_permutexvar_epi64( __mmask8 k, __m512i a, __m512i b);
VPERMQ __m256i _mm256_permutex_epi64( __m256i a, int imm);
VPERMQ __m256i _mm256_mask_permutex_epi64( __m256i s, __mmask8 k, __m256i a, int imm);
VPERMQ __m256i _mm256_maskz_permutex_epi64( __mmask8 k, __m256i a, int imm);
VPERMQ __m256i _mm256_permutexvar_epi64( __m256i a, __m256i b);
VPERMQ __m256i _mm256_mask_permutexvar_epi64( __m256i s, __mmask8 k, __m256i a, __m256i b);
VPERMQ __m256i _mm256_maskz_permutexvar_epi64( __mmask8 k, __m256i a, __m256i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4; additionally
#UD If VEX.L = 0.
          If VEX.vvvv != 1111B.
EVEX-encoded instruction, see Exceptions Type E4NF.
#UD If encoded with EVEX.128.
          If VEX.vvvv != 1111B and with imm8.
VPEXPANDD—Load Sparse Packed Doubleword Integer Values from Dense Memory / Register

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 89 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Expand packed double-word integer values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDD xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 89 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Expand packed double-word integer values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDD ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 89 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Expand packed double-word integer values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDD zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**InstructionOperand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Expand (load) up to 16 contiguous doubleword integer values of the input vector in the source operand (the second operand) to sparse elements in the destination operand (the first operand), selected by the writemask k1. The destination operand is a ZMM register, the source operand can be a ZMM register or memory location.

The input vector starts from the lowest element in the source operand. The opmask register k1 selects the destination elements (a partial vector or sparse elements if less than 8 elements) to be replaced by the ascending elements in the input vector. Destination elements not selected by the writemask k1 are either unmodified or zeroed, depending on EVEX.z.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

**Operation**

**VPEXPANDD (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

k ← 0

FOR j ← 0 TO KL-1

i ← j * 32

IF k1[j] OR *no writemask*

THEN

DEST[i+31:i] ← SRC[k+31:k];

k ← k + 32

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+31:i] remains unchanged*

ELSE ; zeroing-masking

DEST[i+31:i] ← 0

FI

ENDFOR

DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent
VPEXPANDD __m512i _mm512_mask_expandloadu_epi32(__m512i s, __mmask16 k, void * a);
VPEXPANDD __m512i _mm512_maskz_expandloadu_epi32( __mmask16 k, void * a);
VPEXPANDD __m512i _mm512_mask_expand_epi32(__m512i s, __mmask16 k, __m512i a);
VPEXPANDD __m512i _mm512_maskz_expand_epi32( __mmask16 k, __m512i a);
VPEXPANDD __m256i _mm256_mask_expandloadu_epi32(__m256i s, __mmask8 k, void * a);
VPEXPANDD __m256i _mm256_maskz_expandloadu_epi32( __mmask8 k, void * a);
VPEXPANDD __m256i _mm256_mask_expand_epi32(__m256i s, __mmask8 k, __m256i a);
VPEXPANDD __m256i _mm256_maskz_expand_epi32( __mmask8 k, __m256i a);
VPEXPANDD __m128i _mm_mask_expandloadu_epi32(__m128i s, __mmask8 k, void * a);
VPEXPANDD __m128i _mm_maskz_expandloadu_epi32( __mmask8 k, void * a);
VPEXPANDD __m128i _mm_mask_expand_epi32(__m128i s, __mmask8 k, __m128i a);
VPEXPANDD __m128i _mm_maskz_expand_epi32( __mmask8 k, __m128i a);

SIMD Floating-Point Exceptions
None

Other Exceptions
EVEX-encoded instruction, see Exceptions Type E4.nb.
#UD If EVEX.vvvv != 1111B.
**VPEXPANDQ—Load Sparse Packed Quadword Integer Values from Dense Memory / Register**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W1 89 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Expand packed quad-word integer values from xmm2/m128 to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDQ xmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 89 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Expand packed quad-word integer values from ymm2/m256 to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDQ ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 89 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Expand packed quad-word integer values from zmm2/m512 to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDQ zmm1 [k1][z], zmm2/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**
Expand (load) up to 8 quadword integer values from the source operand (the second operand) to sparse elements in the destination operand (the first operand), selected by the writemask k1. The destination operand is a ZMM register, the source operand can be a ZMM register or memory location.

The input vector starts from the lowest element in the source operand. The opmask register k1 selects the destination elements (a partial vector or sparse elements if less than 8 elements) to be replaced by the ascending elements in the input vector. Destination elements not selected by the writemask k1 are either unmodified or zeroed, depending on EVEX.z.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

**Operation**

**VPEXPANDQ (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

k ← 0

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[j] OR *no writemask*

THEN

DEST[i:63:i] ← SRC[k+63:k];

k ← k + 64

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i:63:i] remains unchanged*

ELSE ; zeroing-masking

THEN DEST[i+63:i] ← 0

FI

FI;

ENDFOR

DEST[MAX_VL-1:VL] ← 0
**Intel C/C++ Compiler Intrinsic Equivalent**

\[\text{VPEXPANDQ} \_\text{m512i} \_\text{mm512\_mask\_expandload\_epi64}(\_\text{m512i} s, \_\text{mmask8} k, \text{void} * a);\]
\[\text{VPEXPANDQ} \_\text{m512i} \_\text{mm512\_maskz\_expandload\_epi64}(\_\text{mmask8} k, \text{void} * a);\]
\[\text{VPEXPANDQ} \_\text{m512i} \_\text{mm512\_mask\_expand\_epi64}(\_\text{m512i} s, \_\text{mmask8} k, \_\text{m512i} a);\]
\[\text{VPEXPANDQ} \_\text{m512i} \_\text{mm512\_maskz\_expand\_epi64}(\_\text{mmask8} k, \_\text{m512i} a);\]
\[\text{VPEXPANDQ} \_\text{m256i} \_\text{mm256\_mask\_expandload\_epi64}(\_\text{m256i} s, \_\text{mmask8} k, \text{void} * a);\]
\[\text{VPEXPANDQ} \_\text{m256i} \_\text{mm256\_maskz\_expandload\_epi64}(\_\text{mmask8} k, \text{void} * a);\]
\[\text{VPEXPANDQ} \_\text{m256i} \_\text{mm256\_mask\_expand\_epi64}(\_\text{m256i} s, \_\text{mmask8} k, \_\text{m256i} a);\]
\[\text{VPEXPANDQ} \_\text{m256i} \_\text{mm256\_maskz\_expand\_epi64}(\_\text{mmask8} k, \_\text{m256i} a);\]
\[\text{VPEXPANDQ} \_\text{m128i} \_\text{mm128\_mask\_expandload\_epi64}(\_\text{m128i} s, \_\text{mmask8} k, \text{void} * a);\]
\[\text{VPEXPANDQ} \_\text{m128i} \_\text{mm128\_maskz\_expandload\_epi64}(\_\text{mmask8} k, \_\text{m128i} a);\]
\[\text{VPEXPANDQ} \_\text{m128i} \_\text{mm128\_mask\_expand\_epi64}(\_\text{m128i} s, \_\text{mmask8} k, \_\text{m128i} a);\]
\[\text{VPEXPANDQ} \_\text{m128i} \_\text{mm128\_maskz\_expand\_epi64}(\_\text{mmask8} k, \_\text{m128i} a);\]

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

EVEX-encoded instruction, see Exceptions Type E4.nb.

\#UD \hspace{1cm} \text{If EVEX.vvvv} \neq 1111B.
### PEXTRB/PEXTRW/PEXTRD/PEXTRQ—Extract Integer

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 3A 14 /r ib PEXTR reg/m8, xmm2, imm8</td>
<td>MRI</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>66 0F C5 /r ib PEXTR reg, xmm1, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>66 0F 3A 15 /r ib PEXTR reg/m16, xmm2, imm8</td>
<td>MRI</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>66 0F 3A 16 /r ib PEXTRD r32/m32, xmm2, imm8</td>
<td>MRI</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r32/m32.</td>
</tr>
<tr>
<td>66 REX.W 0F 3A 14 /r ib PEXTRQ r64/m64, xmm2, imm8</td>
<td>MRI</td>
<td>V/N.E.</td>
<td>SSE4_1</td>
<td>Extract a qword integer value from xmm2 at the source dword offset specified by imm8 into r64/m64.</td>
</tr>
<tr>
<td>VEX.128.66.0F3A 14 /r ib VPEXTR reg/m8, xmm2, imm8</td>
<td>MRI</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>VEX.128.66.0F C5 /r ib VPEXTR reg, xmm1, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0. Zero-extend the result. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>VEX.128.66.0F3A 15 /r ib VPEXTRW reg/m16, xmm2, imm8</td>
<td>MRI</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>VEX.128.66.0F3A.W0 16 /r ib VPEXTRD r32/m32, xmm2, imm8</td>
<td>MRI</td>
<td>V/V</td>
<td>AVX</td>
<td>Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r32/m32.</td>
</tr>
<tr>
<td>VEX.128.66.0F3A.W1 16 /r ib VPEXTRQ r64/m64, xmm2, imm8</td>
<td>MRI</td>
<td>V/N.E.</td>
<td>AVX</td>
<td>Extract a qword integer value from xmm2 at the source dword offset specified by imm8 into r64/m64.</td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.WIG 14 /r ib VPEXTR reg/m8, xmm2, imm8</td>
<td>T1S-MRI</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>EVEX.128.66.0F.WIG C5 /r ib VPEXTRW reg, xmm1, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0. Zero-extend the result. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.W15 /r ib VPEXTRW reg/m16, xmm2, imm8</td>
<td>T1S-MRI</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros.</td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.W0 16 /r ib VPEXTRD r32/m32, xmm2, imm8</td>
<td>T1S-MRI</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r32/m32.</td>
</tr>
<tr>
<td>EVEX.128.66.0F3A.W1 16 /r ib VPEXTRQ r64/m64, xmm2, imm8</td>
<td>T1S-MRI</td>
<td>V/N.E.</td>
<td>AVX512DQ</td>
<td>Extract a qword integer value from xmm2 at the source dword offset specified by imm8 into r64/m64.</td>
</tr>
</tbody>
</table>

**NOTES:**

1. VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used.
Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRI</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RMI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m(r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>T1S-MRI</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Extract a byte/word/dword/qword integer value from the source XMM register at a byte/word/dword/qword offset determined from imm8[3:0]. The destination can be a register or byte/word/dword/qword memory location. If the destination is a register, the upper bits of the register are zero extended.

In 64-bit mode, if the destination operand is a register, default operand size is 64 bits. The bits above the least significant dword/word/byte data element are filled with zeros.

Note: In VEX.128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

Operation

(V)PEXTRTD/(V)PEXTRQ

IF (64-Bit Mode and 64-bit dest operand)
THEN
   Src_Offset ← Imm8[0]
   r64/m64 ← (Src >> Src_Offset * 64)
ELSE
   Src_Offset ← Imm8[1:0]
   r32/m32 ← ((Src >> Src_Offset*32) AND 0FFFFFFFFh);
FI

(V)PEXTRW (dest=m16)

SRC_Offset ← Imm8[2:0]
Mem16 ← (Src >> Src_Offset*16)

(V)PEXTRW (dest=reg)

IF (64-Bit Mode)
THEN
   SRC_Offset ← Imm8[2:0]
   DEST[15:0] ← ((Src >> Src_Offset*16) AND 0FFFFh)
   DEST[63:16] ← ZERO_FILL;
ELSE
   SRC_Offset ← Imm8[2:0]
   DEST[15:0] ← ((Src >> Src_Offset*16) AND 0FFFFh)
   DEST[31:16] ← ZERO_FILL;
FI

(V)PEXTRB (dest=m8)

SRC_Offset ← Imm8[3:0]
Mem8 ← (Src >> Src_Offset*8)
(V)PEXTRB ( dest=reg)
IF (64-Bit Mode )
    THEN
        SRC_Offset ← Imm8[3:0]
        DEST[7:0] ← (Src >> Src_Offset*8) AND 0FFh
        DEST[63:8] ← ZERO_FILL;
    ELSE
        SRC_Offset ← Imm8[3:0];
        DEST[7:0] ← (Src >> Src_Offset*8) AND 0FFh;
        DEST[31:8] ← ZERO_FILL;
    FI

Intel C/C++ Compiler Intrinsic Equivalent
PEXTRB int _mm_extract_epi8 (__m128i src, const int ndx);
PExTRW int _mm_extract_epi16 (__m128i src, int ndx);
PExTRD int _mm_extract_epi32 (__m128i src, const int ndx);
PExTRQ __int64 _mm_extract_epi64 (__m128i src, const int ndx);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 5;
EVEX-encoded instruction, see Exceptions Type E9NF.
#UD If VEX.L = 1 or EVEX.L'L > 0.
    If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.
VPLZCNTD/Q—Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 44 /r VPLZCNTD xmm1 [k1][z], xmm2/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Count the number of leading zero bits in each dword element of xmm2/m128/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 44 /r VPLZCNTD ymm1 [k1][z], ymm2/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Count the number of leading zero bits in each dword element of ymm2/m256/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 44 /r VPLZCNTD zmm1 [k1][z], zmm2/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512CD</td>
<td>Count the number of leading zero bits in each dword element of zmm2/m512/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 44 /r VPLZCNTQ xmm1 [k1][z], xmm2/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Count the number of leading zero bits in each qword element of xmm2/m128/m64bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 44 /r VPLZCNTQ ymm1 [k1][z], ymm2/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512CD</td>
<td>Count the number of leading zero bits in each qword element of ymm2/m256/m64bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 44 /r VPLZCNTQ zmm1 [k1][z], zmm2/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512CD</td>
<td>Count the number of leading zero bits in each qword element of zmm2/m512/m64bcst using writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
Counts the number of leading most significant zero bits in each dword or qword element of the source operand (the second operand) and stores the results in the destination register (the first operand) according to the writemask. If an element is zero, the result for that element is the operand size of the element.

EVEX.512 encoded version: The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.256 encoded version: The source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

EVEX.128 encoded version: The source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Operation

**VPLZCNTD**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j*32
    IF MaskBit(j) OR *no writemask*
        THEN
            temp ← 32
            DEST[i+31:i] ← 0
            WHILE (temp > 0) AND (SRC[i+temp-1] = 0)
                DO
                    temp ← temp - 1
                    DEST[i+31:i] ← DEST[i+31:i] + 1
                OD
        ELSE
            IF *merging-masking*
                THEN *DEST[i+31:i] remains unchanged*
            ELSE DEST[i+31:i] ← 0
            FI
        FI
    END FOR

DEST[MAX_VL-1:VL] ← 0

**VPLZCNTQ**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j*64
    IF MaskBit(j) OR *no writemask*
        THEN
            temp ← 64
            DEST[i+63:i] ← 0
            WHILE (temp > 0) AND (SRC[i+temp-1] = 0)
                DO
                    temp ← temp - 1
                    DEST[i+63:i] ← DEST[i+63:i] + 1
                OD
        ELSE
            IF *merging-masking*
                THEN *DEST[i+63:i] remains unchanged*
            ELSE DEST[i+63:i] ← 0
            FI
        FI
    END FOR

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPLZCNTD __m512i _mm512_lzcnt_epi32(__m512i a);
VPLZCNTD __m512i _mm512_mask_lzcnt_epi32(__m512i s, __mmask16 m, __m512i a);
VPLZCNTD __m512i _mm512_maskz_lzcnt_epi32(__mmask16 m, __m512i a);
VPLZCNTQ __m512i _mm512_lzcnt_epi64(__m512i a);
VPLZCNTQ __m512i _mm512_mask_lzcnt_epi64(__m512i s, __mmask8 m, __m512i a);
VPLZCNTQ __m512i _mm512_maskz_lzcnt_epi64(__mmask8 m, __m512i a);
VPLZCNTD __m256i _mm256_lzcnt_epi32(__m256i a);
VPLZCNTD __m256i _mm256_mask_lzcnt_epi32(__m256i s, __mmask8 m, __m256i a);
VPLZCNTD __m256i _mm256_maskz_lzcnt_epi32(__mmask8 m, __m256i a);
VPLZCNTQ __m256i _mm256_lzcnt_epi64(__m256i a);
VPLZCNTQ __m256i _mm256_mask_lzcnt_epi64(__m256i s, __mmask8 m, __m256i a);
VPLZCNTQ __m256i _mm256_maskz_lzcnt_epi64(__mmask8 m, __m256i a);
VPLZCNTD __m128i _mm_lzcnt_epi32(__m128i a);
VPLZCNTD __m128i _mm_mask_lzcnt_epi32(__m128i s, __mmask8 m, __m128i a);
VPLZCNTD __m128i _mm_maskz_lzcnt_epi32(__mmask8 m, __m128i a);
VPLZCNTQ __m128i _mm_lzcnt_epi64(__m128i a);
VPLZCNTQ __m128i _mm_mask_lzcnt_epi64(__m128i s, __mmask8 m, __m128i a);
VPLZCNTQ __m128i _mm_maskz_lzcnt_epi64(__mmask8 m, __m128i a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

EVEX-encoded instruction, see Exceptions Type E4.
### PMADDUBSW—Multiply and Add Packed Integers

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 04 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1.</td>
</tr>
<tr>
<td>PMADDUBSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38 04 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1.</td>
</tr>
<tr>
<td>VPMADDUBSW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38 04 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1.</td>
</tr>
<tr>
<td>VPMADDUBSW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG 04 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMADDUBSW xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG 04 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMADDUBSW ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG 04 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMADDUBSW zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

PMADDUBSW multiplies vertically each unsigned byte of the first source operand with the corresponding signed byte of the second source operand, producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7:0) in the first source and second source operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2nd lowest-order bytes (bits 15:8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15:0). The same operation is performed on the other pairs of adjacent bytes.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 and EVEX.128 encoded versions: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX VL-1:128) of the corresponding destination register are zeroed.

VEX.256 and EVEX.256 encoded versions: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers. Bits (MAX VL-1:256) of the corresponding ZMM register are zeroed.

EVEX.512 encoded version: The second source operand can be an ZMM register or a 512-bit memory location. The first source and destination operands are ZMM registers.
INSTRUCTION SET REFERENCE, A-Z

Operation

VPMADDUBSW (EVEX encoded versions)

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← SaturateToSignedWord(SRC2[i+15:i+8] * SRC1[i+15:i+8] + SRC2[i+7:i] * SRC1[i+7:i])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE *zeroing-masking* ; zeroing-masking
                    DEST[i+15:i] = 0
            FI
        FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPMADDUBSW (VEX.256 encoded version)

// Repeat operation for 2nd through 15th word
DEST[MAX_VL-1:256] ← 0

VPMADDUBSW (VEX.128 encoded version)

// Repeat operation for 2nd through 7th word
DEST[MAX_VL-1:128] ← 0

PMADDUBSW (128-bit Legacy SSE version)

// Repeat operation for 2nd through 7th word
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VPMADDUBSW __m512i _mm512_mddubs_epi16( __m512i a, __m512i b);
VPMADDUBSW __m512i _mm512_mask_mddubs_epi16( __m512i s, __mmask32 k, __m512i a, __m512i b);
VPMADDUBSW __m512i _mm512_maskz_mddubs_epi16( __mmask32 k, __m512i a, __m512i b);
VPMADDUBSW __m256i _mm256_mask_mddubs_epi16( __m256i s, __mmask16 k, __m256i a, __m256i b);
VPMADDUBSW __m256i _mm256_maskz_mddubs_epi16( __mmask16 k, __m256i a, __m256i b);
VPMADDUBSW __m128i _mm128i_mask_sz_mddubs_epi16( __mmask8 k, __m128i a, __m128i b);
VPMADDUBSW __m128i _mm128_mask_mddubs_epi16( __mmask8 k, __m128i a, __m128i b);
VPMADDUBSW __m128i _mm128_maskz_mddubs_epi16( __mmask8 k, __m128i a, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
**PMADDWD—Multiply and Add Packed Integers**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F F5 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128:66.0F F5 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256:66.0F F5 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply the packed word integers in ymm2 by the packed word integers in ymm3/m256, add adjacent doubleword results, and store in ymm1.</td>
</tr>
<tr>
<td>VEX.NDS.512:66.0F F5 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1 under writemask k1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Multiplies the individual signed words of the first source operand by the corresponding signed words of the second source operand, producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding low-order words (15:0) and (31-16) in the second source and first source operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words.

The PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000H. In this case, the result wraps around to 80000000H.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 and EVEX.128 encoded versions: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 and EVEX.256 encoded versions: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.
EVEX.512 encoded version: The second source operand can be an ZMM register or a 512-bit memory location. The first source and destination operands are ZMM registers.

Operation

**VPMADDwd (EVEX encoded versions)**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

\[
\text{FOR } j \leftarrow 0 \text{ TO } KL-1
\]

\[
i \leftarrow j \times 32
\]

IF \(k1[j]\) OR *no writemask*

\[
\text{THEN } \text{DEST}[i+31:i] \leftarrow (\text{SRC2}[i+31:i+16] \times \text{SRC1}[i+31:i+16]) + (\text{SRC2}[i+15:i] \times \text{SRC1}[i+15:i])
\]

ELSE

\[
\text{IF } \text{*merging-masking*}; \text{merging-masking}
\]

\[
\text{THEN } \text{DEST}[i+31:i] \text{ remains unchanged*}
\]

\[
\text{ELSE } \text{*zeroing-masking*}; \text{zeroing-masking}
\]

\[
\text{DEST}[i+31:i] = 0
\]

FI

ENDFOR;

\[
\text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0
\]

**VPMADDwd (VEX.256 encoded version)**

\[
\text{DEST}[31:0] \leftarrow (\text{SRC1}[15:0] \times \text{SRC2}[15:0]) + (\text{SRC1}[31:16] \times \text{SRC2}[31:16])
\]

\[
\text{DEST}[63:32] \leftarrow (\text{SRC1}[47:32] \times \text{SRC2}[47:32]) + (\text{SRC1}[63:48] \times \text{SRC2}[63:48])
\]

\[
\text{DEST}[95:64] \leftarrow (\text{SRC1}[79:64] \times \text{SRC2}[79:64]) + (\text{SRC1}[95:80] \times \text{SRC2}[95:80])
\]

\[
\text{DEST}[127:96] \leftarrow (\text{SRC1}[111:96] \times \text{SRC2}[111:96]) + (\text{SRC1}[127:112] \times \text{SRC2}[127:112])
\]

\[
\text{DEST}[159:128] \leftarrow (\text{SRC1}[143:128] \times \text{SRC2}[143:128]) + (\text{SRC1}[159:144] \times \text{SRC2}[159:144])
\]

\[
\text{DEST}[191:160] \leftarrow (\text{SRC1}[175:160] \times \text{SRC2}[175:160]) + (\text{SRC1}[191:176] \times \text{SRC2}[191:176])
\]

\[
\text{DEST}[223:192] \leftarrow (\text{SRC1}[207:192] \times \text{SRC2}[207:192]) + (\text{SRC1}[223:208] \times \text{SRC2}[223:208])
\]

\[
\text{DEST}[255:224] \leftarrow (\text{SRC1}[239:224] \times \text{SRC2}[239:224]) + (\text{SRC1}[255:240] \times \text{SRC2}[255:240])
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0
\]

**VPMADDwd (VEX.128 encoded version)**

\[
\text{DEST}[31:0] \leftarrow (\text{SRC1}[15:0] \times \text{SRC2}[15:0]) + (\text{SRC1}[31:16] \times \text{SRC2}[31:16])
\]

\[
\text{DEST}[63:32] \leftarrow (\text{SRC1}[47:32] \times \text{SRC2}[47:32]) + (\text{SRC1}[63:48] \times \text{SRC2}[63:48])
\]

\[
\text{DEST}[95:64] \leftarrow (\text{SRC1}[79:64] \times \text{SRC2}[79:64]) + (\text{SRC1}[95:80] \times \text{SRC2}[95:80])
\]

\[
\text{DEST}[127:96] \leftarrow (\text{SRC1}[111:96] \times \text{SRC2}[111:96]) + (\text{SRC1}[127:112] \times \text{SRC2}[127:112])
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0
\]

**PMADDwd (128-bit Legacy SSE version)**

\[
\text{DEST}[31:0] \leftarrow (\text{DEST}[15:0] \times \text{SRC}[15:0]) + (\text{DEST}[31:16] \times \text{SRC}[31:16])
\]

\[
\text{DEST}[63:32] \leftarrow (\text{DEST}[47:32] \times \text{SRC}[47:32]) + (\text{DEST}[63:48] \times \text{SRC}[63:48])
\]

\[
\text{DEST}[95:64] \leftarrow (\text{DEST}[79:64] \times \text{SRC}[79:64]) + (\text{DEST}[95:80] \times \text{SRC}[95:80])
\]

\[
\text{DEST}[127:96] \leftarrow (\text{DEST}[111:96] \times \text{SRC}[111:96]) + (\text{DEST}[127:112] \times \text{SRC}[127:112])
\]

\[
\text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow \text{Unmodified}
\]
Intel C/C++ Compiler Intrinsic Equivalent

VPMADDWD _m512i _mm512_madd_epi16( __m512i a, __m512i b);
VPMADDWD _m512i _mm512_mask_madd_epi16( __m512i s, __mmask16 k, __m512i a, __m512i b);
VPMADDWD _m512i _mm512_maskz_madd_epi16( __mmask16 k, __m512i a, __m512i b);
VPMADDWD _m256i _mm256_mask_madd_epi16( __m256i s, __mmask8 k, __m256i a, __m256i b);
VPMADDWD _m256i _mm256_maskz_madd_epi16( __mmask8 k, __m256i a, __m256i b);
VPMADDWD _m128i _mm_mask_madd_epi16( __m128i s, __mmask8 k, __m128i a, __m128i b);
VPMADDWD _m128i _mm_maskz_madd_epi16( __mmask8 k, __m128i a, __m128i b);
(V)PMADDWD _m128i _mm_madd_epi16 ( __m128i a, __m128i b)
VPMADDWD _m256i _mm256_madd_epi16 ( __m256i a, __m256i b)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
## PINSRB/PINSRW/PINSRD/PINSRQ—Insert Integer

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 3A 20 /r ib PINSRB xmm1, r32/m8, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Insert a byte integer value from r32/m8 into xmm1 at the byte offset in imm8.</td>
</tr>
<tr>
<td>66 0F C4 /r ib PINSRW xmm1, r32/m16, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Insert a word integer value from r32/m16 into xmm1 at the word offset in imm8.</td>
</tr>
<tr>
<td>66 0F 3A 22 /r ib PINSRD xmm1, r32/m32, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Insert a dword integer value from r32/m32 into xmm1 at the dword offset in imm8.</td>
</tr>
<tr>
<td>66 REX.W 0F 3A 22 /r ib PINSRQ xmm1, r64/m64, imm8</td>
<td>RMI</td>
<td>V/N.E.</td>
<td>SSE4_1</td>
<td>Insert a qword integer value from r64/m64 into xmm1 at the qword offset in imm8.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F3A 20 /r ib VPINSRB xmm1, xmm2, r32/m8, imm8</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F C4 /r ib VPINSRW xmm1, xmm2, r32/m16, imm8</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Insert a word integer value from r32/m16 and rest from xmm2 into xmm1 at the word offset in imm8.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F3A.W0 22 /r ib VPINSRD xmm1, xmm2, r32/m32, imm8</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Insert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F3A.W1 22 /r ib VPINSRQ xmm1, xmm2, r64/m64, imm8</td>
<td>RVMI</td>
<td>V/N.E.</td>
<td>AVX</td>
<td>Insert a qword integer value from r64/m64 and rest from xmm2 into xmm1 at the qword offset in imm8.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.WLG 20 /r ib VPINSRB xmm1, xmm2, r32/m8, imm8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Merge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F C4.WLG C4 /r ib VPINSRW xmm1, xmm2, r32/m16, imm8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Insert a word integer value from r32/m16 and rest from xmm2 into xmm1 at the word offset in imm8.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 22 /r ib VPINSRD xmm1, xmm2, r32/m32, imm8</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Insert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 22 /r ib VPINSRQ xmm1, xmm2, r64/m64, imm8</td>
<td>T1S</td>
<td>V/N.E.</td>
<td>AVX512DQ</td>
<td>Insert a qword integer value from r64/m64 and rest from xmm2 into xmm1 at the qword offset in imm8.</td>
</tr>
</tbody>
</table>

### Notes:
1. For this specific instruction, VEX.W/EVEX.W in non-64 bit is ignored; the instruction behaves as if the W0 version is used.

## Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM/reg (r, w)</td>
<td>ModRM/r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRM/reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM/r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM/reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM/r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>
**Description**

Copies a byte/word/dword/qword from the second source operand and inserts it into the destination operand at the byte/word/dword/qword offset specified with the immediate operand (third operand). The other bytes/words/dwords/qwords in the destination register are copied from the first source operand. The byte select is specified by the 4/3/2/1 least-significant bits of the immediate.

The first source operand and destination operands are XMM registers. The second source operand is a r32 register or an 8-/16-/32-/ or 64-bit memory location. For PINSRW, REX.W causes the source to be an r64 instead of an r32. REX.W distinguishes between PINSRD and PINSRQ (PINSRQ is not encodable in 32-bit modes).

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

**Operation**

```plaintext
write_q_element(position, val, src)
{
    TEMP ← SRC
    CASE (position)
        0: TEMP[63:0] ← val
        1: TEMP[127:64] ← val
    ESAC
    return TEMP
}

write_d_element(position, val, src)
{
    TEMP ← SRC
    CASE (position)
        0: TEMP[31:0] ← val
        1: TEMP[63:32] ← val
        2: TEMP[95:64] ← val
        3: TEMP[127:96] ← val
    ESAC
    return TEMP
}

write_w_element(position, val, src)
{
    TEMP ← SRC
    CASE (position)
        0: TEMP[15:0] ← val
        1: TEMP[31:16] ← val
        2: TEMP[47:32] ← val
        3: TEMP[63:48] ← val
        4: TEMP[79:64] ← val
        5: TEMP[95:80] ← val
        6: TEMP[111:96] ← val
        7: TEMP[127:112] ← val
    ESAC
    return TEMP
}
```
write_b_element(position, val, src)
{
    TEMP ← SRC
    CASE (position)
    0: TEMP[7:0] ← val
    1: TEMP[15:8] ← val
    2: TEMP[23:16] ← val
    3: TEMP[31:24] ← val
    5: TEMP[47:40] ← val
    7: TEMP[63:56] ← val
    8: TEMP[71:64] ← val
    9: TEMP[79:72] ← val
    10: TEMP[87:80] ← val
    11: TEMP[95:88] ← val
    12: TEMP[103:96] ← val
    13: TEMP[111:104] ← val
    14: TEMP[119:112] ← val
    15: TEMP[127:120] ← val
    ESAC
    return TEMP
}

VPINSRQ (EVEX encoded version)
SEL ← imm8[0]
DEST[127:0] ← write_q_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0

VPINSRD (EVEX encoded version)
SEL ← imm8[1:0]
DEST[127:0] ← write_d_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0

VPINSRW (EVEX encoded version)
SEL ← imm8[2:0]
DEST[127:0] ← write_w_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0

VPINSRB (EVEX encoded version)
SEL ← imm8[3:0]
DEST[127:0] ← write_b_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0

VPINSRQ (VEX.128 encoded version)
SEL ← imm8[0]
DEST[127:0] ← write_q_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0

VPINSRD (VEX.128 encoded version)
SEL ← imm8[1:0]
DEST[127:0] ← write_d_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0
VPINSRW (VEX.128 encoded version)
SEL ← imm8[2:0]
DEST[127:0] ← write_w_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0

VPINSRB (VEX.128 encoded version)
SEL ← imm8[3:0]
DEST[127:0] ← write_b_element(SEL, SRC2, SRC1)
DEST[MAX_VL-1:128] ← 0

PINSRQ (Legacy SSE version)
SEL ← imm8[0]
DEST[127:0] ← write_q_element(SEL, SRC, DEST)
DEST[MAX_VL-1:128] (Unmodified)

PINSRD (Legacy SSE version)
SEL ← imm8[1:0]
DEST[127:0] ← write_d_element(SEL, SRC, DEST)
DEST[MAX_VL-1:128] (Unmodified)

PINSRW (Legacy SSE version)
SEL ← imm8[2:0]
DEST[127:0] ← write_w_element(SEL, SRC, DEST)
DEST[MAX_VL-1:128] (Unmodified)

PINSRB (Legacy SSE version)
SEL ← imm8[3:0]
DEST[127:0] ← write_b_element(SEL, SRC, DEST)
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
PINSRB __m128i _mm_insert_epi8 (__m128i s1, int s2, const int ndx);
PINSRW __m128i _mm_insert_epi16 ( __m128i a, int b, int imm)
PINSRD __m128i _mm_insert_epi32 (__m128i s2, int s, const int ndx);
PINSRQ __m128i _mm_insert_epi64(__m128i s2, __int64 s, const int ndx);

SIMD Floating-Point Exceptions
None

Other Exceptions
EVEX-encoded instruction, see Exceptions Type 5;
EVEX-encoded instruction, see Exceptions Type E9NF.
#UD If VEX.L = 1 or EVEX.L’L > 0.
VPMADD52LUQ—Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>32/64 bit Mode Support</th>
<th>CPUID</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DS.128.66.0F38.W1 B4 /r VPMADD52LUQ xmm1 {k1}{z}, xmm2,xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512FMA AVX512VL</td>
<td>Multiply unsigned 52-bit integers in xmm2 and xmm3/m128 and add the low 52 bits of the 104-bit product to the qword unsigned integers in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DS.256.66.0F38.W1 B4 /r VPMADD52LUQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512FMA AVX512VL</td>
<td>Multiply unsigned 52-bit integers in ymm2 and ymm3/m256 and add the low 52 bits of the 104-bit product to the qword unsigned integers in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DS.512.66.0F38.W1 B4 /r VPMADD52LUQ zmm1 {k1}{z}, zmm2,zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512FMA</td>
<td>Multiply unsigned 52-bit integers in zmm2 and zmm3/m512 and add the low 52 bits of the 104-bit product to the qword unsigned integers in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m(r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Multiplies packed unsigned 52-bit integers in each qword element of the first source operand (the second operand) with the packed unsigned 52-bit integers in the corresponding elements of the second source operand (the third operand) to form packed 104-bit intermediate results. The low 52-bit, unsigned integer of each 104-bit product is added to the corresponding qword unsigned integer of the destination operand (the first operand) under the writemask k1.

The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1 at 64-bit granularity.
Operation

VPMADD52LUQ (EVEX encoded)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64;
  IF k1[j] OR *no writemask* THEN
    IF src2 is Memory AND EVEX.b=1 THEN
      tsrc2[63:0] ← ZeroExtend64(src2[51:0]);
    ELSE
      tsrc2[63:0] ← ZeroExtend64(src2[i+51:i];
    FI;
    Temp128[127:0] ← ZeroExtend64(src1[i+51:i]) * tsrc2[63:0];
    Temp2[63:0] ← DEST[i+63:i] + ZeroExtend64(temp128[51:0]);
    DEST[i+63:i] ← Temp2[63:0];
  ELSE
    IF *zeroing-masking* THEN
      DEST[i+63:i] ← 0;
    ELSE *merge-masking*
      DEST[i+63:i] is unchanged;
    FI;
  FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0;

Intel C/C++ Compiler Intrinsic Equivalent

VPMADD52LUQ __m512i _mm512_madd52lo_epu64( __m512i a, __m512i b, __m512i c);
VPMADD52LUQ __m512i _mm512_mask_madd52lo_epu64(__m512i s, __mmask8 k, __m512i a, __m512i b, __m512i c);
VPMADD52LUQ __m512i _mm512_maskz_madd52lo_epu64( __mmask8 k, __m512i a, __m512i b, __m512i c);
VPMADD52LUQ __m256i _mm256_madd52lo_epu64( __m256i a, __m256i b, __m256i c);
VPMADD52LUQ __m256i _mm256_mask_madd52lo_epu64(__m256i s, __mmask8 k, __m256i a, __m256i b, __m256i c);
VPMADD52LUQ __m256i _mm256_maskz_madd52lo_epu64( __mmask8 k, __m256i a, __m256i b, __m256i c);
VPMADD52LUQ __m128i _mm_madd52lo_epu64( __m128i a, __m128i b, __m128i c);
VPMADD52LUQ __m128i _mm_mask_madd52lo_epu64(__m128i s, __mmask8 k, __m128i a, __m128i b, __m128i c);
VPMADD52LUQ __m128i _mm_maskz_madd52lo_epu64( __mmask8 k, __m128i a, __m128i b, __m128i c);

Flags Affected

None.

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E4.
VPMADD52HUQ—Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to 64-bit Accumulators’

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>32/64 bit Mode Support</th>
<th>CPUID</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 B5 /r VPMADD52HUQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512IFMA</td>
<td>Multiply unsigned 52-bit integers in xmm2 and xmm3/m128 and add the high 52 bits of the 104-bit product to the qword unsigned integers in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 B5 /r VPMADD52HUQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512IFMA</td>
<td>Multiply unsigned 52-bit integers in ymm2 and ymm3/m128 and add the high 52 bits of the 104-bit product to the qword unsigned integers in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 B5 /r VPMADD52HUQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512IFMA</td>
<td>Multiply unsigned 52-bit integers in zmm2 and zmm3/m128 and add the high 52 bits of the 104-bit product to the qword unsigned integers in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m(r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Multiples packed unsigned 52-bit integers in each qword element of the first source operand (the second operand) with the packed unsigned 52-bit integers in the corresponding elements of the second source operand (the third operand) to form packed 104-bit intermediate results. The high 52-bit, unsigned integer of each 104-bit product is added to the corresponding qword unsigned integer of the destination operand (the first operand) under the writemask k1.

The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1 at 64-bit granularity.
Operation

**VPMADD52HUQ (EVEX encoded)**

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0 \) TO \(KL-1\)

\(i \leftarrow j \times 64;\)

IF \(k1[j]\) OR *no writemask* THEN

IF src2 is Memory AND EVEX.b=1 THEN

\(tsrc2[63:0] \leftarrow \text{ZeroExtend64}(\text{src2}[51:0]);\)

ELSE

\(tsrc2[63:0] \leftarrow \text{ZeroExtend64}(\text{src2}[i+51:i]);\)

FI;

\(\text{Temp128}[127:0] \leftarrow \text{ZeroExtend64}(\text{src1}[i+51:i]) \times tsrc2[63:0];\)

\(\text{Temp2}[63:0] \leftarrow \text{DEST[i+63:i]} + \text{ZeroExtend64}(\text{temp128}[103:52]);\)

\(\text{DEST}[i+63:i] \leftarrow \text{Temp2}[63:0];\)

ELSE

IF *zeroing-masking* THEN

\(\text{DEST}[i+63:i] \leftarrow 0;\)

ELSE *merge-masking*

\(\text{DEST}[i+63:i] \) is unchanged;

FI;

FI;

ENDFOR

\(\text{DEST}[\text{MAX}_VL-1:VL] \leftarrow 0\)

**Intel C/C++ Compiler Intrinsic Equivalent**

\[\text{VPMADD52HUQ \_mm512i } \_\text{mm512\_madd52hi\_epu64}(\_\text{mm512i } a, \_\text{mm512i } b, \_\text{mm512i } c);\]

\[\text{VPMADD52HUQ \_mm512i } \_\text{mm512\_mask\_madd52hi\_epu64}(\_\text{mm512i } s, \_\text{mmmask8 } k, \_\text{mm512i } a, \_\text{mm512i } b, \_\text{mm512i } c);\]

\[\text{VPMADD52HUQ \_mm512i } \_\text{mm512\_maskz\_madd52hi\_epu64}(\_\text{mmmask8 } k, \_\text{mm512i } a, \_\text{mm512i } b, \_\text{mm512i } c);\]

\[\text{VPMADD52HUQ \_mm256i } \_\text{mm256\_madd52hi\_epu64}(\_\text{mm256i } a, \_\text{mm256i } b, \_\text{mm256i } c);\]

\[\text{VPMADD52HUQ \_mm256i } \_\text{mm256\_mask\_madd52hi\_epu64}(\_\text{mm256i } s, \_\text{mmmask8 } k, \_\text{mm256i } a, \_\text{mm256i } b, \_\text{mm256i } c);\]

\[\text{VPMADD52HUQ \_mm256i } \_\text{mm256\_maskz\_madd52hi\_epu64}(\_\text{mmmask8 } k, \_\text{mm256i } a, \_\text{mm256i } b, \_\text{mm256i } c);\]

\[\text{VPMADD52HUQ \_mm128i } \_\text{mm128\_madd52hi\_epu64}(\_\text{mm128i } a, \_\text{mm128i } b, \_\text{mm128i } c);\]

\[\text{VPMADD52HUQ \_mm128i } \_\text{mm128\_mask\_madd52hi\_epu64}(\_\text{mm128i } s, \_\text{mmmask8 } k, \_\text{mm128i } a, \_\text{mm128i } b, \_\text{mm128i } c);\]

\[\text{VPMADD52HUQ \_mm128i } \_\text{mm128\_maskz\_madd52hi\_epu64}(\_\text{mmmask8 } k, \_\text{mm128i } a, \_\text{mm128i } b, \_\text{mm128i } c);\]

**Flags Affected**

None.

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4.
## PMAXSB/PMAXSW/PMAXSD/PMAXSQ—Maximum of Packed Signed Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 3C /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>PMAXSB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F EE /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed signed word integers in xmm2/m128 and xmm1 and stores maximum packed values in xmm1.</td>
</tr>
<tr>
<td>PMAXSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 3D /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>PMAXSD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.WIG 3C /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>VPMAXSB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG EE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed signed word integers in xmm3/m128 and xmm2 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>VPMAXSW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.WIG 3D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>VPMAXSD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.WIG 3C /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed signed byte integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.</td>
</tr>
<tr>
<td>VPMAXSB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG EE /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed signed word integers in ymm3/m256 and ymm2 and store packed maximum values in ymm1.</td>
</tr>
<tr>
<td>VPMAXSW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.WIG 3D /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed signed dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.</td>
</tr>
<tr>
<td>VPMAXSD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG 3C /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXSB xmm1[k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG 3C /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed byte integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXSB ymm1[k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG 3C /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed signed byte integers in zmm2 and zmm3/m512 and store packed maximum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXSB zmm1[k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG EE /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed word integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXSW xmm1[k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG EE /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed word integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXSW ymm1[k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
</tbody>
</table>
### Instruction Set Reference, A-Z

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed signed byte, word, dword or qword integers in the second source operand and the first source operand and returns the maximum value for each pair of integers to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

---

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.512.66.0F.WIG EE /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed signed word integers in zmm2 and zmm3/m512 and store packed maximum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXSW zmm1{k1}[z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 3D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed signed dword integers in xmm2 and xmm3/m128/m32bcst and store packed maximum values in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMAXSD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 3D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed signed dword integers in ymm2 and ymm3/m256/m32bcst and store packed maximum values in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMAXSD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 3D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed dword integers in zmm2 and zmm3/m512/m32bcst and store packed maximum values in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMAXSD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 3D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed signed qword integers in xmm2 and xmm3/m128/m64bcst and store packed maximum values in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMAXSQ xmm1{k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 3D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed signed qword integers in ymm2 and ymm3/m256/m64bcst and store packed maximum values in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMAXSQ ymm1{k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 3D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed qword integers in zmm2 and zmm3/m512/m64bcst and store packed maximum values in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMAXSQ zmm1{k1}{z}, zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
EVEX encoded VPMAXSD/Q: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.

EVEX encoded VPMAXSB/W: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand is conditionally updated based on writemask k1.

Operation

**PMAXSB (128-bit Legacy SSE version)**

\[
\text{IF } \text{DEST}[7:0] > \text{SRC}[7:0] \text{ THEN} \\
\quad \text{DEST}[7:0] \leftarrow \text{DEST}[7:0]; \\
\text{ELSE} \\
\quad \text{DEST}[7:0] \leftarrow \text{SRC}[7:0]; \text{FI}; \\
\]

(* Repeat operation for 2nd through 15th bytes in source and destination operands *)

\[
\text{IF } \text{DEST}[127:120] > \text{SRC}[127:120] \text{ THEN} \\
\quad \text{DEST}[127:120] \leftarrow \text{DEST}[127:120]; \\
\text{ELSE} \\
\quad \text{DEST}[127:120] \leftarrow \text{SRC}[127:120]; \text{FI}; \\
\]

**DEST[MAX_VL-1:128] (Unmodified)**

**VPMAXSB (VEX.128 encoded version)**

\[
\text{IF } \text{SRC}_1[7:0] > \text{SRC}_2[7:0] \text{ THEN} \\
\quad \text{DEST}[7:0] \leftarrow \text{SRC}_1[7:0]; \\
\text{ELSE} \\
\quad \text{DEST}[7:0] \leftarrow \text{SRC}_2[7:0]; \text{FI}; \\
\]

(* Repeat operation for 2nd through 15th bytes in source and destination operands *)

\[
\text{IF } \text{SRC}_1[127:120] > \text{SRC}_2[127:120] \text{ THEN} \\
\quad \text{DEST}[127:120] \leftarrow \text{SRC}_1[127:120]; \\
\text{ELSE} \\
\quad \text{DEST}[127:120] \leftarrow \text{SRC}_2[127:120]; \text{FI}; \\
\]

**DEST[MAX_VL-1:128] \leftarrow 0**

**VPMAXSB (VEX.256 encoded version)**

\[
\text{IF } \text{SRC}_1[7:0] > \text{SRC}_2[7:0] \text{ THEN} \\
\quad \text{DEST}[7:0] \leftarrow \text{SRC}_1[7:0]; \\
\text{ELSE} \\
\quad \text{DEST}[7:0] \leftarrow \text{SRC}_2[7:0]; \text{FI}; \\
\]

(* Repeat operation for 2nd through 31st bytes in source and destination operands *)

\[
\text{IF } \text{SRC}_1[255:248] > \text{SRC}_2[255:248] \text{ THEN} \\
\quad \text{DEST}[255:248] \leftarrow \text{SRC}_1[255:248]; \\
\text{ELSE} \\
\quad \text{DEST}[255:248] \leftarrow \text{SRC}_2[255:248]; \text{FI}; \\
\]

**DEST[MAX_VL-1:256] \leftarrow 0**
VPMAXSB (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
  i ← j * 8
  IF k1[j] OR *no writemask* THEN
    IF SRC1[i+7:i] > SRC2[i+7:i]
      THEN DEST[i+7:i] ← SRC1[i+7:i];
      ELSE DEST[i+7:i] ← SRC2[i+7:i];
    FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+7:i] remains unchanged*[*]
      ELSE ; zeroing-masking
        DEST[i+7:i] ← 0
      FI
    FI
  ENDFOR;

PMAXSw (128-bit Legacy SSE version)

IF DEST[15:0] > SRC[15:0] THEN
  DEST[15:0] ← DEST[15:0];
ELSE
  DEST[15:0] ← SRC[15:0]; FI;

(* Repeat operation for 2nd through 7th words in source and destination operands *)

  DEST[127:112] ← DEST[127:112];
ELSE
  DEST[127:112] ← SRC[127:112]; FI;

DEST[MAX_VL-1:128] (Unmodified)

VPMAXSw (VEX.128 encoded version)

IF SRC1[15:0] > SRC2[15:0] THEN
  DEST[15:0] ← SRC1[15:0];
ELSE
  DEST[15:0] ← SRC2[15:0]; FI;

(* Repeat operation for 2nd through 7th words in source and destination operands *)

  DEST[127:112] ← SRC1[127:112];
ELSE
  DEST[127:112] ← SRC2[127:112]; FI;

DEST[MAX_VL-1:128] ← 0

VPMAXSw (VEX.256 encoded version)

IF SRC1[15:0] > SRC2[15:0] THEN
  DEST[15:0] ← SRC1[15:0];
ELSE
  DEST[15:0] ← SRC2[15:0]; FI;

(* Repeat operation for 2nd through 15th words in source and destination operands *)

  DEST[255:240] ← SRC1[255:240];
ELSE
  DEST[255:240] ← SRC2[255:240]; FI;

DEST[MAX_VL-1:256] ← 0
VPMAXSW (EVEX encoded versions)  
(KL, VL) = (8, 128), (16, 256), (32, 512)  
FOR j ← 0 TO KL-1  
i ← j * 16  
IF k1[j] OR *no writemask* THEN  
IF SRC1[i+15:j] > SRC2[i+15:j]  
THEN DEST[i+15:j] ← SRC1[i+15:j];  
ELSE DEST[i+15:j] ← SRC2[i+15:j];  
FI;  
ELSE  
IF *merging-masking* ; merging-masking  
THEN *DEST[i+15:j] remains unchanged*  
ELSE ; zeroing-masking  
DEST[i+15:j] ← 0  
FI  
FI;  
ENDFOR;  
DEST[MAX_VL-1:VL] ← 0

P MAXSD (128-bit Legacy SSE version)  
IF DEST[31:0] >SRC[31:0] THEN  
DEST[31:0] ← DEST[31:0];  
ELSE  
DEST[31:0] ← SRC[31:0]; FI;  
(* Repeat operation for 2nd through 7th words in source and destination operands *)  
DEST[127:96] ← DEST[127:96];  
ELSE  
DEST[127:96] ← SRC[127:96]; FI;  
DEST[MAX_VL-1:128] (Unmodified)

VPMAXSD (VEX.128 encoded version)  
IF SRC1[31:0] > SRC2[31:0] THEN  
DEST[31:0] ← SRC1[31:0];  
ELSE  
DEST[31:0] ← SRC2[31:0]; FI;  
(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)  
DEST[127:96] ← SRC1[127:96];  
ELSE  
DEST[127:96] ← SRC2[127:96]; FI;  
DEST[MAX_VL-1:128] ← 0

VPMAXSD (VEX.256 encoded version)  
IF SRC1[31:0] > SRC2[31:0] THEN  
DEST[31:0] ← SRC1[31:0];  
ELSE  
DEST[31:0] ← SRC2[31:0]; FI;  
(* Repeat operation for 2nd through 7th dwords in source and destination operands *)  
DEST[255:224] ← SRC1[255:224];  
ELSE  
DEST[255:224] ← SRC2[255:224]; FI;  
DEST[MAX_VL-1:256] ← 0
VPMAXSD (EVEX encoded versions)

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0 \) TO \(KL-1\)

\[i \leftarrow j \times 32\]

IF \(k1[j]\) OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC2 *is memory*) THEN

IF \(SRC1[i+31:i] > SRC2[31:0]\)

THEN \(DEST[i+31:i] \leftarrow SRC1[i+31:i]\);
ELSE \(DEST[i+31:i] \leftarrow SRC2[31:0]\);

\(Fi\);

ELSE

IF \(SRC1[i+31:i] > SRC2[i+31:i]\)

THEN \(DEST[i+31:i] \leftarrow SRC1[i+31:i]\);
ELSE \(DEST[i+31:i] \leftarrow SRC2[i+31:i]\);

\(Fi\);

\(Fi\);

ELSE

IF *merging-masking* ; merging-masking

THEN \(DEST[i+31:i] \) remains unchanged
ELSE \(DEST[i+31:i] \leftarrow 0\) ; zeroing-masking

\(Fi\)

\(Fi\);

ENDFOR

\(DEST[MAX\_VL-1:VL] \leftarrow 0\)

VPMAXSQ (EVEX encoded versions)

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR \(j \leftarrow 0 \) TO \(KL-1\)

\[i \leftarrow j \times 64\]

IF \(k1[j]\) OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC2 *is memory*) THEN

IF \(SRC1[i+63:i] > SRC2[63:0]\)

THEN \(DEST[i+63:i] \leftarrow SRC1[i+63:i]\);
ELSE \(DEST[i+63:i] \leftarrow SRC2[63:0]\);

\(Fi\);

ELSE

IF \(SRC1[i+63:i] > SRC2[i+63:i]\)

THEN \(DEST[i+63:i] \leftarrow SRC1[i+63:i]\);
ELSE \(DEST[i+63:i] \leftarrow SRC2[i+63:i]\);

\(Fi\);

\(Fi\);

ELSE

IF *merging-masking* ; merging-masking

THEN \(DEST[i+63:i] \) remains unchanged
ELSE \(DEST[i+63:i] \leftarrow 0\) ; zeroing-masking

\(Fi\)

\(Fi\);

ENDFOR;

\(DEST[MAX\_VL-1:VL] \leftarrow 0\)
INSTRUCTION SET REFERENCE, A-Z

Intel C/C++ Compiler Intrinsic Equivalent

VPMAXSB __m512i _mm512_max_epi8(__m512i a, __m512i b);
VPMAXSB __m512i _mm512_mask_max_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPMAXSB __m512i _mm512_maskz_max_epi8(__mmask64 k, __m512i a, __m512i b);
VPMAXSW __m512i _mm512_max_epi16(__m512i a, __m512i b);
VPMAXSW __m512i _mm512_mask_max_epi16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPMAXSW __m512i _mm512_maskz_max_epi16(__mmask32 k, __m512i a, __m512i b);
VPMAXSB __m256i _mm256_max_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPMAXSB __m256i _mm256_mask_max_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPMAXSB __m256i _mm256_maskz_max_epi8(__mmask32 k, __m256i a, __m256i b);
VPMAXSW __m256i _mm256_max_epi16(__m256i s, __mmask16 k, __m256i a, __m256i b);
VPMAXSW __m256i _mm256_mask_max_epi16(__m256i s, __mmask16 k, __m256i a, __m256i b);
VPMAXSW __m256i _mm256_maskz_max_epi16(__mmask16 k, __m256i a, __m256i b);
VPMAXSB __m128i _mm128_max_epi8(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXSB __m128i _mm128_mask_max_epi8(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXSB __m128i _mm128_maskz_max_epi8(__mmask8 k, __m128i a, __m128i b);
VPMAXSW __m128i _mm128_max_epi16(__m128i s, __mmask4 k, __m128i a, __m128i b);
VPMAXSW __m128i _mm128_mask_max_epi16(__m128i s, __mmask4 k, __m128i a, __m128i b);
VPMAXSW __m128i _mm128_maskz_max_epi16(__mmask4 k, __m128i a, __m128i b);
VPMAXSB __m512i _mm512_max_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPMAXSB __m512i _mm512_mask_max_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPMAXSB __m512i _mm512_maskz_max_epi32(__mmask16 k, __m512i a, __m512i b);
VPMAXSW __m128i _mm128_max_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXSW __m128i _mm128_mask_max_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXSW __m128i _mm128_maskz_max_epi64(__mmask8 k, __m128i a, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPMAXSD/Q, see Exceptions Type E4.
EVEX-encoded VPMAXSB/W, see Exceptions Type E4.nb.
### PMAXUB/PMAXUW—Maximum of Packed Unsigned Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F DE /r PMAXUB xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed unsigned byte integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>66 0F 38 3E/r PMAXUW xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed unsigned word integers in xmm2/m128 and xmm1 and stores maximum packed values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F DE /r VPMAXUB xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38 3E/r VPMAXUW xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed unsigned word integers in xmm3/m128 and xmm2 and store maximum packed values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F DE /r VPMAXUB ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38 3E/r VPMAXUW ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed unsigned word integers in ymm3/m256 and ymm2 and store maximum packed values in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG DE /r VPMAXUB xmm1[k1]{z}, xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38 3E/r VPMAXUW ymm1[k1]{z}, ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38 3E/r VPMAXUB zmm1[k1]{z}, zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned byte integers in zmm2 and zmm3/m512 and store packed maximum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG 3E/r VPMAXUW xmm1[k1]{z}, xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned word integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG 3E/r VPMAXUW ymm1[k1]{z}, ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned word integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG 3E/r VPMAXUW zmm1[k1]{z}, zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned word integers in zmm2 and zmm3/m512 and store packed maximum values in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description
Performs a SIMD compare of the packed unsigned byte, word integers in the second source operand and the first source operand and returns the maximum value for each pair of integers to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be a YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is conditionally updated based on writemask k1.

Operation

PMaxUB (128-bit Legacy SSE version)
IF DEST[7:0] > SRC[7:0] THEN
   DEST[7:0] ← DEST[7:0];
ELSE
   DEST[15:0] ← SRC[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] > SRC[127:120] THEN
   DEST[127:120] ← DEST[127:120];
ELSE
   DEST[127:120] ← SRC[127:120]; FI;
DEST[MAX_VL-1:128] (Unmodified)

VPMAXUB (VEX.128 encoded version)
IF SRC1[7:0] > SRC2[7:0] THEN
   DEST[7:0] ← SRC1[7:0];
ELSE
   DEST[7:0] ← SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] > SRC2[127:120] THEN
   DEST[127:120] ← SRC1[127:120];
ELSE
   DEST[127:120] ← SRC2[127:120]; FI;
DEST[MAX_VL-1:128] ← 0

VPMAXUB (VEX.256 encoded version)
IF SRC1[7:0] > SRC2[7:0] THEN
   DEST[7:0] ← SRC1[7:0];
ELSE
   DEST[15:0] ← SRC2[7:0]; FI;
(* Repeat operation for 2nd through 31st bytes in source and destination operands *)
   DEST[255:248] ← SRC1[255:248];
ELSE
   DEST[255:248] ← SRC2[255:248]; FI;
DEST[MAX_VL-1:128] ← 0
VPMAXUB (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
   i ← j * 8
   IF k1[j] OR *no writemask* THEN
      IF SRC1[(i+7):i] > SRC2[(i+7):i]
         THEN DEST[(i+7):i] ← SRC1[(i+7):i];
         ELSE DEST[(i+7):i] ← SRC2[(i+7):i];
      FI;
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST[(i+7):i] remains unchanged*
            ELSE ; zeroing-masking
               DEST[(i+7):i] ← 0
            FI
      FI;
   ENDFOR;
   DEST[MAX_VL-1:VL] ← 0

PMAXUw (128-bit Legacy SSE version)

IF DEST[15:0] > SRC[15:0] THEN
   DEST[15:0] ← DEST[15:0];
ELSE
   DEST[15:0] ← SRC[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
   DEST[127:112] ← DEST[127:112];
ELSE
   DEST[127:112] ← SRC[127:112]; FI;
DEST[MAX_VL-1:128] (Unmodified)

VPMAXUw (VEX.128 encoded version)

IF SRC1[15:0] > SRC2[15:0] THEN
   DEST[15:0] ← SRC1[15:0];
ELSE
   DEST[15:0] ← SRC2[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
   DEST[127:112] ← SRC1[127:112];
ELSE
   DEST[127:112] ← SRC2[127:112]; FI;
DEST[MAX_VL-1:128] ← 0

VPMAXUw (VEX.256 encoded version)

IF SRC1[15:0] > SRC2[15:0] THEN
   DEST[15:0] ← SRC1[15:0];
ELSE
   DEST[15:0] ← SRC2[15:0]; FI;
(* Repeat operation for 2nd through 15th words in source and destination operands *)
   DEST[255:240] ← SRC1[255:240];
ELSE
   DEST[255:240] ← SRC2[255:240]; FI;
DEST[MAX_VL-1:128] ← 0
VPMAXUW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask* THEN
        IF SRC1[i+15:i] > SRC2[i+15:i]
            THEN DEST[i+15:i] ← SRC1[i+15:i];
        ELSE DEST[i+15:i] ← SRC2[i+15:i];
    FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+15:i] ← 0
        FI
    FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPMAXUB __m512i _mm512_max_epu8( __m512i a, __m512i b);
VPMAXUB __m512i _mm512_mask_max_epu8( __m512i s, __mmask64 k, __m512i a, __m512i b);
VPMAXUB __m512i _mm512_maskz_max_epu8( __mmask64 k, __m512i a, __m512i b);
VPMAXUW __m512i _mm512_max_epu16( __m512i a, __m512i b);
VPMAXUW __m512i _mm512_mask_max_epu16( __m512i s, __mmask32 k, __m512i a, __m512i b);
VPMAXUW __m512i _mm512_maskz_max_epu16( __mmask32 k, __m512i a, __m512i b);
VPMAXUB __m256i _mm256_max_epu8( __m256i a, __m256i b);
VPMAXUB __m256i _mm256_mask_max_epu8( __mmask32 k, __m256i a, __m256i b);
VPMAXUB __m256i _mm256_maskz_max_epu8( __mmask32 k, __m256i a, __m256i b);
VPMAXUW __m256i _mm256_max_epu16( __m256i a, __m256i b);
VPMAXUW __m256i _mm256_mask_max_epu16( __m256i s, __mmask16 k, __m256i a, __m256i b);
VPMAXUW __m256i _mm256_maskz_max_epu16( __mmask16 k, __m256i a, __m256i b);
VPMAXUB __m128i _mm128_max_epu8( __m128i a, __m128i b);
VPMAXUB __m128i _mm128_mask_max_epu8( __mmask16 k, __m128i a, __m128i b);
VPMAXUB __m128i _mm128_maskz_max_epu8( __mmask16 k, __m128i a, __m128i b);
VPMAXUW __m128i _mm128_max_epu16( __m128i a, __m128i b);
VPMAXUW __m128i _mm128_mask_max_epu16( __m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXUW __m128i _mm128_maskz_max_epu16( __mmask8 k, __m128i a, __m128i b);
(V)PMAXUB __m128i _mm_max_epu8( __m128i a, __m128i b);
(V)PMAXUW __m128i _mm_max_epu16( __m128i a, __m128i b);
VPMAXUB __m256i _mm256_max_epu8( __m256i a, __m256i b);
VPMAXUB __m256i _mm256_max_epu16( __m256i a, __m256i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
### PMAXUD/PMAXUQ—Maximum of Packed Unsigned Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 3F /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>PMAXUD xmm1, xmm2/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.WIG 3F /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.</td>
</tr>
<tr>
<td>VPMAXUD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td></td>
<td>Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.WIG 3F /r</td>
<td>RVM</td>
<td>V/V</td>
<td></td>
<td>Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 3F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned dword integers in xmm2 and xmm3/m128/m32bcst and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXUD xmm1[k1][z], xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned dword integers in xmm2 and xmm3/m128/m32bcst and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 3F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned dword integers in ymm2 and ymm3/m256/m32bcst and store packed maximum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 3F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned dword integers in zmm2 and zmm3/m512/m32bcst and store packed maximum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 3F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned qword integers in xmm2 and xmm3/m128/m64bcst and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMAXUQ xmm1[k1][z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned qword integers in xmm2 and xmm3/m128/m64bcst and store packed maximum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 3F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed unsigned qword integers in ymm2 and ymm3/m256/m64bcst and store packed maximum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 3F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned qword integers in zmm2 and zmm3/m512/m64bcst and store packed maximum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 3F /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned qword integers in zmm2 and zmm3/m512/m64bcst and store packed maximum values in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a SIMD compare of the packed unsigned dword or qword integers in the second source operand and the first source operand and returns the maximum value for each pair of integers to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The first source operand is a YMM register; The second source operand is a YMM register or 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.

Operation

PMAXUD (128-bit Legacy SSE version)

IF DEST[31:0] > SRC[31:0] THEN
    DEST[31:0] ← DEST[31:0];
ELSE
    DEST[31:0] ← SRC[31:0]; FI;

(* Repeat operation for 2nd through 7th words in source and destination operands *)

    DEST[127:96] ← DEST[127:96];
ELSE
    DEST[127:96] ← SRC[127:96]; FI;

DEST[MAX_VL-1:128] (Unmodified)

VPMAXUD (VEX.128 encoded version)

IF SRC1[31:0] > SRC2[31:0] THEN
    DEST[31:0] ← SRC1[31:0];
ELSE
    DEST[31:0] ← SRC2[31:0]; FI;

(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)

    DEST[127:96] ← SRC1[127:96];
ELSE
    DEST[127:96] ← SRC2[127:96]; FI;

DEST[MAX_VL-1:128] ← 0

VPMAXUD (VEX.256 encoded version)

IF SRC1[31:0] > SRC2[31:0] THEN
    DEST[31:0] ← SRC1[31:0];
ELSE
    DEST[31:0] ← SRC2[31:0]; FI;

(* Repeat operation for 2nd through 7th dwords in source and destination operands *)

    DEST[255:224] ← SRC1[255:224];
ELSE
    DEST[255:224] ← SRC2[255:224]; FI;

DEST[MAX_VL-1:256] ← 0
VPMAXUD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN
        IF SRC1[i+31:i] > SRC2[31:0]
          THEN DEST[i+31:i] ← SRC1[i+31:i];
          ELSE DEST[i+31:i] ← SRC2[31:0];
        FI;
        ELSE
          IF SRC1[i+31:i] > SRC2[i+31:i]
            THEN DEST[i+31:i] ← SRC1[i+31:i];
            ELSE DEST[i+31:i] ← SRC2[i+31:i];
          FI;
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged*
          ELSE ; zeroing-masking
            THEN DEST[i+31:i] ← 0
          FI
        FI
      FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPMAXUQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN
        IF SRC1[i+63:i] > SRC2[63:0]
          THEN DEST[i+63:i] ← SRC1[i+63:i];
          ELSE DEST[i+63:i] ← SRC2[63:0];
        FI;
        ELSE
          IF SRC1[i+64:i+63] > SRC2[i+31:i]
            THEN DEST[i+63:i] ← SRC1[i+63:i];
            ELSE DEST[i+63:i] ← SRC2[i+63:i];
          FI;
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
          ELSE ; zeroing-masking
            THEN DEST[i+63:i] ← 0
          FI
        FI
      FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0
**Intel C/C++ Compiler Intrinsic Equivalent**

VPMAXUD __m512i _mm512_max_epu32(__m512i a, __m512i b);
VPMAXUD __m512i _mm512_mask_max_epu32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPMAXUD __m512i _mm512_maskz_max_epu32(__mmask16 k, __m512i a, __m512i b);
VPMAXUQ __m512i _mm512_max_epu64(__m512i a, __m512i b);
VPMAXUQ __m512i _mm512_mask_max_epu64(__m512i s, __mmask8 k, __m512i a, __m512i b);
VPMAXUQ __m512i _mm512_maskz_max_epu64(__mmask8 k, __m512i a, __m512i b);
VPMAXUD __m256i _mm256_max_epu32(__m256i a, __m256i b);
VPMAXUD __m256i _mm256_mask_max_epu32(__m256i s, __mmask16 k, __m256i a, __m256i b);
VPMAXUD __m256i _mm256_maskz_max_epu32(__mmask16 k, __m256i a, __m256i b);
VPMAXUQ __m256i _mm256_max_epu64(__m256i a, __m256i b);
VPMAXUQ __m256i _mm256_mask_max_epu64(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPMAXUQ __m256i _mm256_maskz_max_epu64(__mmask8 k, __m256i a, __m256i b);
VPMAXUD __m128i _mm128_max_epu32(__m128i a, __m128i b);
VPMAXUD __m128i _mm128_mask_max_epu32(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXUD __m128i _mm128_maskz_max_epu32(__mmask8 k, __m128i a, __m128i b);
VPMAXUQ __m128i _mm128_max_epu64(__m128i a, __m128i b);
VPMAXUQ __m128i _mm128_mask_max_epu64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXUQ __m128i _mm128_maskz_max_epu64(__mmask8 k, __m128i a, __m128i b);
VPMAXUD __m128i _mm128_max_epu32(__m128i a, __m128i b);
VPMAXUD __m128i _mm128_mask_max_epu32(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMAXUD __m128i _mm128_maskz_max_epu32(__mmask8 k, __m128i a, __m128i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
### PMINSB/PMINSW—Minimum of Packed Signed Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 38 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>PMINSB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F EA /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed signed word integers in xmm2/m128 and xmm1 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>PMINSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38 38 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VPMINSB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F EA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed signed word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VPMINSW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38 38 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed signed byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.</td>
</tr>
<tr>
<td>VPMINSB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F EA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed signed word integers in ymm3/m256 and ymm2 and return packed minimum values in ymm1.</td>
</tr>
<tr>
<td>VPMINSW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG 38 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMINSB xmm1{[k1][z]}, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG 38 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMINSB ymm1{[k1][z]}, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG 38 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed signed byte integers in zmm2 and zmm3/m512 and store packed minimum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMINSB zmm1{[k1][z]}, zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG EA /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed word integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMINSW xmm1{[k1][z]}, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG EA /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed word integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMINSW ymm1{[k1][z]}, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG EA /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed word integers in zmm2 and zmm3/m512 and store packed minimum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>VPMINSW zmm1{[k1][z]}, zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Ref. # 319433-023  5-659
Description
Performs a SIMD compare of the packed signed byte, word, or dword integers in the second source operand and the first source operand and returns the minimum value for each pair of integers to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be a YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is conditionally updated based on writemask k1.

Operation

PMINSB (128-bit Legacy SSE version)
IF DEST[7:0] < SRC[7:0] THEN
   DEST[7:0]  DEST[7:0];
ELSE
   DEST[15:0]  SRC[7:0]; Fi;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] < SRC[127:120] THEN
   DEST[127:120]  DEST[127:120];
ELSE
   DEST[127:120]  SRC[127:120]; Fi;
DEST[MAX_VL-1:128] (Unmodified)

VPMINSB (VEX.128 encoded version)
IF SRC1[7:0] < SRC2[7:0] THEN
   DEST[7:0]  SRC1[7:0];
ELSE
   DEST[7:0]  SRC2[7:0]; Fi;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] < SRC2[127:120] THEN
   DEST[127:120]  SRC1[127:120];
ELSE
   DEST[127:120]  SRC2[127:120]; Fi;
DEST[MAX_VL-1:128]  0

VPMINSB (VEX.256 encoded version)
IF SRC1[7:0] < SRC2[7:0] THEN
   DEST[7:0]  SRC1[7:0];
ELSE
   DEST[15:0]  SRC2[7:0]; Fi;
(* Repeat operation for 2nd through 31st bytes in source and destination operands *)
   DEST[255:248]  SRC1[255:248];
ELSE
   DEST[255:248]  SRC2[255:248]; Fi;
DEST[MAX_VL-1:256]  0
VPMINSB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
    i ← j * 8
    IF k1[j] OR *no writemask* THEN
        IF SRC1[i+7:i] < SRC2[i+7:i]
            THEN DEST[i+7:i] ← SRC1[i+7:i];
            ELSE DEST[i+7:i] ← SRC2[i+7:i];
        FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+7:i] remains unchanged*
                ELSE ; zeroing-masking
                    DEST[i+7:i] ← 0
            FI;
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

PMINSW (128-bit Legacy SSE version)
IF DEST[15:0] < SRC[15:0] THEN
    DEST[15:0] ← DEST[15:0];
ELSE
    DEST[15:0] ← SRC[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
    DEST[127:112] ← DEST[127:112];
ELSE
    DEST[127:112] ← SRC[127:112]; FI;
DEST[MAX_VL-1:128] (Unmodified)

VPMINSW (VEX.128 encoded version)
IF SRC1[15:0] < SRC2[15:0] THEN
    DEST[15:0] ← SRC1[15:0];
ELSE
    DEST[15:0] ← SRC2[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
    DEST[127:112] ← SRC1[127:112];
ELSE
    DEST[127:112] ← SRC2[127:112]; FI;
DEST[MAX_VL-1:128] ← 0

VPMINSW (VEX.256 encoded version)
IF SRC1[15:0] < SRC2[15:0] THEN
    DEST[15:0] ← SRC1[15:0];
ELSE
    DEST[15:0] ← SRC2[15:0]; FI;
(* Repeat operation for 2nd through 15th words in source and destination operands *)
    DEST[255:240] ← SRC1[255:240];
ELSE
    DEST[255:240] ← SRC2[255:240]; FI;
DEST[MAX_VL-1:256] ← 0
VPMINSW (EVEX encoded versions)

$(KL, VL) = (8, 128), (16, 256), (32, 512)$

FOR $j \leftarrow 0$ TO $KL-1$

$i \leftarrow j * 16$

IF $k1[j]$ OR *no writemask* THEN

IF $\text{SRC}1[i+15:i] < \text{SRC}2[i+15:i]$

THEN $\text{DEST}[i+15:i] \leftarrow \text{SRC}1[i+15:i]$;

ELSE $\text{DEST}[i+15:i] \leftarrow \text{SRC}2[i+15:i]$;

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST*[i+15:i] remains unchanged*

ELSE ; zeroing-masking

$\text{DEST}[i+15:i] \leftarrow 0$

FI

FI;

ENDFOR;

$\text{DEST}[\text{MAX_VL-1:VL}] \leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent

\[
\begin{align*}
\text{VPMINSB} & \quad _{\text{m}512}\text{i} \_\text{mm}512\text{b} \_\text{mm}512\text{b}(\_\text{m}512\text{i} \text{a}, \_\text{m}512\text{i} \text{b}) ; \\
\text{VPMINSB} & \quad _{\text{m}512}\text{i} \_\text{mm}512\text{b} \_\text{mask}\_\text{min}\_\text{epi}8(\_\text{m}512\text{i} \text{a}, \_\text{m}512\text{i} \text{b}) ; \\
\text{VPMINSB} & \quad _{\text{m}512}\text{i} \_\text{mm}512\text{b} \_\text{maskz}\_\text{min}\_\text{epi}8(\_\text{mm}512\text{b} \text{a}, \_\text{m}512\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}512}\text{i} \_\text{mm}512\text{i} \_\text{mm}512\text{i} \_\text{mm}512\text{i} \_\text{mm}512\text{i} \text{a}, \_\text{m}512\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}512}\text{i} \_\text{mm}512\text{i} \_\text{mask}\_\text{min}\_\text{epi}8(\_\text{mm}512\text{b} \text{a}, \_\text{m}512\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}512}\text{i} \_\text{mm}512\text{i} \_\text{maskz}\_\text{min}\_\text{epi}8(\_\text{mm}512\text{b} \text{a}, \_\text{m}512\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}256}\text{i} \_\text{mm}256\text{i} \_\text{mm}256\text{i} \_\text{mm}256\text{i} \_\text{mm}256\text{i} \_\text{mm}256\text{i} \text{a}, \_\text{m}256\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}256}\text{i} \_\text{mm}256\text{i} \_\text{mask}\_\text{min}\_\text{epi}8(\_\text{mm}256\text{i} \text{a}, \_\text{m}256\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}256}\text{i} \_\text{mm}256\text{i} \_\text{maskz}\_\text{min}\_\text{epi}8(\_\text{mm}256\text{i} \text{a}, \_\text{m}256\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}128}\text{i} \_\text{mm}128\text{i} \_\text{mm}128\text{i} \_\text{mm}128\text{i} \_\text{mm}128\text{i} \_\text{mm}128\text{i} \text{a}, \_\text{m}128\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}128}\text{i} \_\text{mm}128\text{i} \_\text{mask}\_\text{min}\_\text{epi}8(\_\text{mm}128\text{i} \text{a}, \_\text{m}128\text{i} \text{b}) ; \\
\text{VPMINSW} & \quad _{\text{m}128}\text{i} \_\text{mm}128\text{i} \_\text{maskz}\_\text{min}\_\text{epi}8(\_\text{mm}128\text{i} \text{a}, \_\text{m}128\text{i} \text{b}) ; \\
(\text{V})\text{PMINSB} & \quad _{\text{m}128}\text{i} \_\text{mm}128\text{i} \_\text{mm}128\text{i} \_\text{mm}128\text{i} \_\text{mm}128\text{i} \text{a}, \_\text{m}128\text{i} \text{b}) ; \\
(\text{V})\text{PMINSW} & \quad _{\text{m}256}\text{i} \_\text{mm}256\text{i} \_\text{mm}256\text{i} \_\text{mm}256\text{i} \_\text{mm}256\text{i} \text{a}, \_\text{m}256\text{i} \text{b}) ; \\
(\text{V})\text{PMINSW} & \quad _{\text{m}512}\text{i} \_\text{mm}512\text{i} \_\text{mm}512\text{i} \_\text{mm}512\text{i} \_\text{mm}512\text{i} \text{a}, \_\text{m}512\text{i} \text{b}) ; \\
\end{align*}
\]

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
### PMINSD/PMINSQ—Minimum of Packed Signed Integers

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 39 r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.WIG 39 r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.WIG 39 r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed signed dword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 39 r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 39 r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed dword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 39 r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed dword integers in zmm2 and zmm3/m512/m32bcst and store packed minimum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 39 r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Compare packed signed qword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 39 r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed qword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 39 r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed signed qword integers in zmm2 and zmm3/m512/m64bcst and store packed minimum values in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed signed dword or qword integers in the second source operand and the first source operand and returns the minimum value for each pair of integers to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.

Operation

**PMINS D (128-bit Legacy SSE version)**

IF DEST[31:0] < SRC[31:0] THEN
   DEST[31:0] ← DEST[31:0];
ELSE
   DEST[31:0] ← SRC[31:0];

(* Repeat operation for 2nd through 7th words in source and destination operands *)

   DEST[127:96] ← DEST[127:96];
ELSE
   DEST[127:96] ← SRC[127:96];

**VPMINSD (VEX.128 encoded version)**

IF SRC1[31:0] < SRC2[31:0] THEN
   DEST[31:0] ← SRC1[31:0];
ELSE
   DEST[31:0] ← SRC2[31:0];

(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)

   DEST[127:96] ← SRC1[127:96];
ELSE
   DEST[127:96] ← SRC2[127:96];

**VPMINSD (VEX.256 encoded version)**

IF SRC1[31:0] < SRC2[31:0] THEN
   DEST[31:0] ← SRC1[31:0];
ELSE
   DEST[31:0] ← SRC2[31:0];

(* Repeat operation for 2nd through 7th dwords in source and destination operands *)

   DEST[255:224] ← SRC1[255:224];
ELSE
   DEST[255:224] ← SRC2[255:224];
VPMINSD (EVEX encoded versions)
\((KL, VL) = (4, 128), (8, 256), (16, 512)\)
FOR \(j \leftarrow 0\) TO \(KL-1\)
\(i \leftarrow j \times 32\)
IF \(k1[j]\) OR *no writemask* THEN
IF (EVEX.b = 1) AND (SRC2 *is memory*)
THEN
\(\text{IF SRC1}[i+31:i] < SRC2[31:0]\)
\(\text{THEN DEST}[i+31:i] \leftarrow SRC1[i+31:i];\)
\(\text{ELSE DEST}[i+31:i] \leftarrow SRC2[31:0];\)
FI;
ELSE
IF \(\text{SRC1}[i+31:i] < SRC2[i+31:i]\)
\(\text{THEN DEST}[i+31:i] \leftarrow SRC1[i+31:i];\)
\(\text{ELSE DEST}[i+31:i] \leftarrow SRC2[i+31:i];\)
FI;
FI;
ELSE
\(\text{IF *merging-masking* ; merging-masking}\)
\(\text{THEN *DEST}[i+31:i] \text{ remains unchanged*}\)
\(\text{ELSE ; zeroing-masking}\)
\(\text{DEST}[i+31:i] \leftarrow 0\)
FI
FI;
ENDFOR;
\(\text{DEST}[\text{MAX}_{_\text{VL}}-1:VL] \leftarrow 0\)

VPMINSQ (EVEX encoded versions)
\((KL, VL) = (2, 128), (4, 256), (8, 512)\)
FOR \(j \leftarrow 0\) TO \(KL-1\)
\(i \leftarrow j \times 64\)
IF \(k1[j]\) OR *no writemask* THEN
IF (EVEX.b = 1) AND (SRC2 *is memory*)
THEN
\(\text{IF SRC1}[i+63:i] < SRC2[63:0]\)
\(\text{THEN DEST}[i+63:i] \leftarrow SRC1[i+63:i];\)
\(\text{ELSE DEST}[i+63:i] \leftarrow SRC2[63:0];\)
FI;
ELSE
IF \(\text{SRC1}[i+63:i] < SRC2[i+63:i]\)
\(\text{THEN DEST}[i+63:i] \leftarrow SRC1[i+63:i];\)
\(\text{ELSE DEST}[i+63:i] \leftarrow SRC2[i+63:i];\)
FI;
FI;
ELSE
\(\text{IF *merging-masking* ; merging-masking}\)
\(\text{THEN *DEST}[i+63:i] \text{ remains unchanged*}\)
\(\text{ELSE ; zeroing-masking}\)
\(\text{DEST}[i+63:i] \leftarrow 0\)
FI
FI;
ENDFOR;
\(\text{DEST}[\text{MAX}_{_\text{VL}}-1:VL] \leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent

VPMINSD __m512i _mm512_min_epi32( __m512i a, __m512i b);
VPMINSD __m512i _mm512_mask_min_epi32( __m512i s, __mmask16 k, __m512i a, __m512i b);
VPMINSD __m512i _mm512_maskz_min_epi32( __mmask16 k, __m512i a, __m512i b);
VPMINSQ __m512i _mm512_min_epi64( __m512i a, __m512i b);
VPMINSQ __m512i _mm512_mask_min_epi64( __mmask8 k, __m512i a, __m512i b);
VPMINSQ __m512i _mm512_maskz_min_epi64( __mmask8 k, __m512i a, __m512i b);
VPMINSD __m256i _mm256_min_epi32( __m256i a, __m256i b);
VPMINSD __m256i _mm256_mask_min_epi32( __mmask16 k, __m256i a, __m256i b);
VPMINSD __m256i _mm256_maskz_min_epi32( __mmask16 k, __m256i a, __m256i b);
VPMINSQ __m256i _mm256_min_epi64( __m256i a, __m256i b);
VPMINSQ __m256i _mm256_mask_min_epi64( __mmask8 k, __m256i a, __m256i b);
VPMINSQ __m256i _mm256_maskz_min_epi64( __mmask8 k, __m256i a, __m256i b);
VPMINSD __m128i _mm_mask_min_epi32( __m128i s, __mmask8 k, __m128i a, __m128i b);
VPMINSD __m128i _mm_maskz_min_epi32( __mmask8 k, __m128i a, __m128i b);
VPMINSQ __m128i _mm_mask_min_epi64( __m128i s, __mmask8 k, __m128i a, __m128i b);
VPMINSQ __m128i _mm_maskz_min_epi64( __mmask8 k, __m128i a, __m128i b);
(V)PMINSD __m128i _mm_min_epi32( __m128i a, __m128i b);
VPMINSD __m256i _mm256_min_epi32( __m256i a, __m256i b);

SIMD Floating-Point Exceptions
None
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
### PMINUB/PMINUW—Minimum of Packed Unsigned Integers

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F DA /r PMINUB xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare packed unsigned byte integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>66 0F 38 3A/r PMINUW xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed unsigned word integers in xmm2/m128 and xmm1 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F DA /r VPMINUB xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38 3A/r VPMINUW xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed unsigned word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F DA /r VPMINUB ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38 3A/r VPMINUW ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed unsigned word integers in ymm3/m256 and ymm2 and return packed minimum values in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F DA /r VPMINUB xmm1 [k1][z], xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F DA /r VPMINUB ymm1 [k1][z], ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F DA /r VPMINUB zmm1 [k1][z], zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed unsigned byte integers in zmm2 and zmm3/m512 and store packed minimum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38 3A/r VPMINUW xmm1[k1][z], xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38 3A/r VPMINUW ymm1[k1][z], ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned word integers in ymm3/m256 and ymm2 and return packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38 3A/r VPMINUW zmm1[k1][z], zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed unsigned word integers in zmm3/m512 and zmm2 and return packed minimum values in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description

Performs a SIMD compare of the packed unsigned byte or word integers in the second source operand and the first source operand and returns the minimum value for each pair of integers to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be a YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is conditionally updated based on writemask k1.

Operation

**PMINUB (128-bit Legacy SSE version)**

**PMINUB instruction for 128-bit operands:**

IF DEST[7:0] < SRC[7:0] THEN
    DEST[7:0] ← DEST[7:0];
ELSE
    DEST[15:0] ← SRC[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)

IF DEST[127:120] < SRC[127:120] THEN
    DEST[127:120] ← DEST[127:120];
ELSE
    DEST[127:120] ← SRC[127:120]; Fl;
DEST[MAX_VL-1:128] (Unmodified)

**VPMINUB (VEX.128 encoded version)**

**VPMINUB instruction for 128-bit operands:**

IF SRC1[7:0] < SRC2[7:0] THEN
    DEST[7:0] ← SRC1[7:0];
ELSE
    DEST[7:0] ← SRC2[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)

IF SRC1[127:120] < SRC2[127:120] THEN
    DEST[127:120] ← SRC1[127:120];
ELSE
    DEST[127:120] ← SRC2[127:120]; Fl;
DEST[MAX_VL-1:128] ← 0

**VPMINUB (VEX.256 encoded version)**

**VPMINUB instruction for 256-bit operands:**

IF SRC1[7:0] < SRC2[7:0] THEN
    DEST[7:0] ← SRC1[7:0];
ELSE
    DEST[15:0] ← SRC2[7:0]; Fl;
(* Repeat operation for 2nd through 31st bytes in source and destination operands *)

    DEST[255:248] ← SRC1[255:248];
ELSE
    DEST[255:248] ← SRC2[255:248]; Fl;
VPMINUB (EVEX encoded versions)

\((KL, VL) = (16, 128), (32, 256), (64, 512)\)

\[
\text{FOR } j \leftarrow 0 \text{ TO } KL-1
\]
\[
i \leftarrow j \times 8
\]
\[
\text{IF } k1[j] \text{ OR } *\text{no writemask}* \text{ THEN}
\]
\[
\text{IF } \text{SRC1}[i+7:j] < \text{SRC2}[i+7:j]
\]
\[
\quad \text{THEN } \text{DEST}[i+7:j] \leftarrow \text{SRC1}[i+7:j];
\]
\[
\quad \text{ELSE } \text{DEST}[i+7:j] \leftarrow \text{SRC2}[i+7:j];
\]
\[
\text{FI;}
\]
\[
\text{ELSE}
\]
\[
\text{IF } *\text{merging-masking}* \text{; merging-masking}
\]
\[
\quad \text{THEN } *\text{DEST}[i+7:j] \text{ remains unchanged}*
\]
\[
\quad \text{ELSE } \text{; zeroing-masking}
\]
\[
\quad \text{DEST}[i+7:j] \leftarrow 0
\]
\[
\text{FI}
\]
\[
\text{FI;}
\]
\[
\text{ENDFOR;}
\]
\[
\text{DEST}[\text{MAX}_V L-1:VL] \leftarrow 0
\]

PMINUW (128-bit Legacy SSE version)

\text{PMINUW instruction for 128-bit operands:}

\[
\text{IF } \text{DEST}[15:0] < \text{SRC}[15:0] \text{ THEN}
\]
\[
\quad \text{DEST}[15:0] \leftarrow \text{DEST}[15:0];
\]
\[
\text{ELSE}
\]
\[
\quad \text{DEST}[15:0] \leftarrow \text{SRC}[15:0]; \text{FI;}
\]
\[
\text{(* Repeat operation for 2nd through 7th words in source and destination operands *)}
\]
\[
\text{IF } \text{DEST}[127:112] < \text{SRC}[127:112] \text{ THEN}
\]
\[
\quad \text{DEST}[127:112] \leftarrow \text{DEST}[127:112];
\]
\[
\text{ELSE}
\]
\[
\quad \text{DEST}[127:112] \leftarrow \text{SRC}[127:112]; \text{FI;}
\]
\[
\text{DEST}[\text{MAX}_V L-1:128] (\text{Unmodified})
\]

VPMINUW (VEX.128 encoded version)

\text{VPMINUW instruction for 128-bit operands:}

\[
\text{IF } \text{SRC1}[15:0] < \text{SRC2}[15:0] \text{ THEN}
\]
\[
\quad \text{DEST}[15:0] \leftarrow \text{SRC1}[15:0];
\]
\[
\text{ELSE}
\]
\[
\quad \text{DEST}[15:0] \leftarrow \text{SRC2}[15:0]; \text{FI;}
\]
\[
\text{(* Repeat operation for 2nd through 15th words in source and destination operands *)}
\]

VPMINUW (VEX.256 encoded version)

\text{VPMINUW instruction for 128-bit operands:}

\[
\text{IF } \text{SRC1}[15:0] < \text{SRC2}[15:0] \text{ THEN}
\]
\[
\quad \text{DEST}[15:0] \leftarrow \text{SRC1}[15:0];
\]
\[
\text{ELSE}
\]
\[
\quad \text{DEST}[15:0] \leftarrow \text{SRC2}[15:0]; \text{FI;}
\]
\[
\text{(* Repeat operation for 2nd through 15th words in source and destination operands *)}
\]
  DEST[255:240] ← SRC1[255:240];
ELSE
  DEST[255:240] ← SRC2[255:240]; FI;
DEST[MAX_VL-1:256] ← 0

VPMINUw (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask* THEN
    IF SRC1[i+15:i] < SRC2[i+15:i]
      THEN DEST[i+15:i] ← SRC1[i+15:i];
      ELSE DEST[i+15:i] ← SRC2[i+15:i];
      FI;
    ELSE
      IF *merging-masking* THEN
        *DEST[i+15:i] remains unchanged*
      ELSE
        DEST[i+15:i] ← 0
      FI
    FI;
  FOREND;
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPMINUB __m512i _mm512_min_epu8( __m512i a, __m512i b);
VPMINUB __m512i _mm512_mask_min_epu8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPMINUB __m512i _mm512_maskz_min_epu8( __mmask64 k, __m512i a, __m512i b);
VPMINUW __m512i _mm512_min_epu16( __m512i a, __m512i b);
VPMINUW __m512i _mm512_mask_min_epu16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPMINUW __m512i _mm512_maskz_min_epu16( __mmask32 k, __m512i a, __m512i b);
VPMINUB __m256i _mm256_mask_min_epu8(__m256i s, __mmask64 k, __m256i a, __m256i b);
VPMINUW __m256i _mm256_min_epu16( __m256i a, __m256i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.

5-670 Ref. # 319433-023
### PMINUD/PMINUQ—Minimum of Packed Unsigned Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 3B /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.WIG 3B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.WIG 3B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 3B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed unsigned dword integers in xmm2 and xmm3/m128/m32bcst and store packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 3B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed unsigned dword integers in ymm2 and ymm3/m256/m32bcst and store packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 3B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned dword integers in zmm2 and zmm3/m512/m32bcst and store packed minimum values in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 3B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed unsigned qword integers in xmm2 and xmm3/m128/m64bcst and store packed minimum values in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 3B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Compare packed unsigned qword integers in ymm2 and ymm3/m256/m64bcst and store packed minimum values in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 3B /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare packed unsigned qword integers in zmm2 and zmm3/m512/m64bcst and store packed minimum values in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM.reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM.reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM.reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed unsigned dword/qword integers in the second source operand and the first source operand and returns the minimum value for each pair of integers to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.

**Operation**

**PMINUD (128-bit Legacy SSE version)**

PMINUD instruction for 128-bit operands:

IF DEST[31:0] < SRC[31:0] THEN

\[ \text{DEST}[31:0] \leftarrow \text{DEST}[31:0] \]

ELSE

\[ \text{DEST}[31:0] \leftarrow \text{SRC}[31:0]; \]

(* Repeat operation for 2nd through 7th words in source and destination operands *)


\[ \text{DEST}[127:96] \leftarrow \text{DEST}[127:96]; \]

ELSE

\[ \text{DEST}[127:96] \leftarrow \text{SRC}[127:96]; \]

DEST[MAX_VL-1:128] (Unmodified)

**VPMINUD (VEX.128 encoded version)**

VPMINUD instruction for 128-bit operands:

IF SRC1[31:0] < SRC2[31:0] THEN

\[ \text{DEST}[31:0] \leftarrow \text{SRC1}[31:0] \]

ELSE

\[ \text{DEST}[31:0] \leftarrow \text{SRC2}[31:0]; \]

(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)


\[ \text{DEST}[127:96] \leftarrow \text{SRC1}[127:96]; \]

ELSE

\[ \text{DEST}[127:96] \leftarrow \text{SRC2}[127:96]; \]

\[ \text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0 \]

**VPMINUD (VEX.256 encoded version)**

VPMINUD instruction for 128-bit operands:

IF SRC1[31:0] < SRC2[31:0] THEN

\[ \text{DEST}[31:0] \leftarrow \text{SRC1}[31:0] \]

ELSE

\[ \text{DEST}[31:0] \leftarrow \text{SRC2}[31:0]; \]

(* Repeat operation for 2nd through 7th dwords in source and destination operands *)


\[ \text{DEST}[255:224] \leftarrow \text{SRC1}[255:224]; \]

ELSE

\[ \text{DEST}[255:224] \leftarrow \text{SRC2}[255:224]; \]

\[ \text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0 \]
VPMINUD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN
        IF SRC1[i+31:i] < SRC2[31:0]
          THEN DEST[i+31:i] ← SRC1[i+31:i];
          ELSE DEST[i+31:i] ← SRC2[31:0];
        FI;
      ELSE
        IF SRC1[i+31:i] < SRC2[i+31:i]
          THEN DEST[i+31:i] ← SRC1[i+31:i];
          ELSE DEST[i+31:i] ← SRC2[i+31:i];
        FI;
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged* ; zeroing-masking
            DEST[i+31:i] ← 0
        FI
      FI;
  ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPMINUQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN
        IF SRC1[i+63:i] < SRC2[63:0]
          THEN DEST[i+63:i] ← SRC1[i+63:i];
          ELSE DEST[i+63:i] ← SRC2[63:0];
        FI;
      ELSE
        IF SRC1[i+63:i] < SRC2[i+63:i]
          THEN DEST[i+63:i] ← SRC1[i+63:i];
          ELSE DEST[i+63:i] ← SRC2[i+63:i];
        FI;
        FI;
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged* ; zeroing-masking
            DEST[i+63:i] ← 0
        FI
      FI;
  ENDFOR;
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPMINUD _m512i _mm512_min_epu32( __m512i a, __m512i b);
VPMINUD _m512i _mm512_mask_min_epu32( __m512i s, __mmask16 k, __m512i a, __m512i b);
VPMINUD _m512i _mm512_maskz_min_epu32( __mmask16 k, __m512i a, __m512i b);
VPMINUQ _m512i _mm512_min_epu64( __m512i a, __m512i b);
VPMINUQ _m512i _mm512_mask_min_epu64( __m512i s, __mmask8 k, __m512i a, __m512i b);
VPMINUQ _m512i _mm512_maskz_min_epu64( __mmask8 k, __m512i a, __m512i b);
VPMINUD __m256i _mm256_min_epu32( __m256i a, __m256i b);
VPMINUD __m256i _mm256_mask_min_epu32( __m256i s, __mmask16 k, __m256i a, __m256i b);
VPMINUD __m256i _mm256_maskz_min_epu32( __mmask16 k, __m256i a, __m256i b);
VPMINUQ __m256i _mm256_min_epu64( __m256i a, __m256i b);
VPMINUQ __m256i _mm256_mask_min_epu64( __m256i s, __mmask8 k, __m256i a, __m256i b);
VPMINUQ __m256i _mm256_maskz_min_epu64( __mmask8 k, __m256i a, __m256i b);
VPMINUQ __m128i _mm_mask_min_epu32( __m128i s, __mmask8 k, __m128i a, __m128i b);
VPMINUQ __m128i _mm_maskz_min_epu32( __mmask8 k, __m128i a, __m128i b);
VPMINUD __m128i _mm128_min_epu32( __m128i a, __m128i b);
VPMINUD __m128i _mm128_min_epu64( __m128i a, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
VPMOVM2B/VPMOVM2W/VPMOVM2D/VPMOVM2Q—Convert a Mask Register to a Vector Register

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 28 /r VPMOVM2B xmm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each byte in XMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 28 /r VPMOVM2B ymm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each byte in YMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 28 /r VPMOVM2B zmm1, k1</td>
<td>RM V/V</td>
<td>AVX512Bw</td>
<td>Sets each byte in ZMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W1 28 /r VPMOVM2W xmm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each word in XMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W1 28 /r VPMOVM2W ymm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each word in YMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W1 28 /r VPMOVM2W zmm1, k1</td>
<td>RM V/V</td>
<td>AVX512Bw</td>
<td>Sets each word in ZMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 38 /r VPMOVM2D xmm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each doubleword in XMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 38 /r VPMOVM2D ymm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each doubleword in YMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 38 /r VPMOVM2D zmm1, k1</td>
<td>RM V/V</td>
<td>AVX512DQ</td>
<td>Sets each doubleword in ZMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W1 38 /r VPMOVM2Q xmm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each quadword in XMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W1 38 /r VPMOVM2Q ymm1, k1</td>
<td>RM V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each quadword in YMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W1 38 /r VPMOVM2Q zmm1, k1</td>
<td>RM V/V</td>
<td>AVX512DQ</td>
<td>Sets each quadword in ZMM1 to all 1’s or all 0’s based on the value of the corresponding bit in k1.</td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Converts a mask register to a vector register. Each element in the destination register is set to all 1’s or all 0’s depending on the value of the corresponding bit in the source mask register.

The source operand is a mask register. The destination operand is a ZMM/YMM/XMM register.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Operation

VPMOVVM2B (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
    i ← j * 8
    IF SRC[j]
        THEN DEST[i+7:j] ← -1
        ELSE DEST[i+7:j] ← 0
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVVM2W (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
    i ← j * 16
    IF SRC[j]
        THEN DEST[i+15:j] ← -1
        ELSE DEST[i+15:j] ← 0
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVVM2D (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF SRC[j]
        THEN DEST[i+31:j] ← -1
        ELSE DEST[i+31:j] ← 0
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVVM2Q (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF SRC[j]
        THEN DEST[i+63:j] ← -1
        ELSE DEST[i+63:j] ← 0
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalents

VPMOVMM2B __m512i __mm512_movm_epi8(__mmask64);
VPMOVMM2D __m512i __mm512_movm_epi32(__mmask8);
VPMOVMM2Q __m512i __mm512_movm_epi64(__mmask16);
VPMOVMM2W __m512i __mm512_movm_epi16(__mmask32);
VPMOVMM2B __m256i __mm256_movm_epi8(__mmask32);
VPMOVMM2D __m256i __mm256_movm_epi32(__mmask8);
VPMOVMM2Q __m256i __mm256_movm_epi64(__mmask8);
VPMOVMM2W __m256i __mm256_movm_epi16(__mmask8);
VPMOVMM2B __m128i __mm_movm_epi8(__mmask16);
VPMOVMM2D __m128i __mm_movm_epi32(__mmask8);
VPMOVMM2Q __m128i __mm_movm_epi64(__mmask8);
VPMOVMM2W __m128i __mm_movm_epi16(__mmask8);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E7NM
#UD If EVEX.vvvv != 1111B.
VPMOVB2M/VPMOVW2M/VPMOVD2M/VPMOVQ2M—Convert a Vector Register to a Mask

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 29 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding byte in XMM1.</td>
</tr>
<tr>
<td>VPMOVB2M k1, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 29 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding byte in YMM1.</td>
</tr>
<tr>
<td>VPMOVB2M k1, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 29 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding byte in ZMM1.</td>
</tr>
<tr>
<td>VPMOVB2M k1, zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W1 29 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding word in XMM1.</td>
</tr>
<tr>
<td>VPMOVW2M k1, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W1 29 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding word in YMM1.</td>
</tr>
<tr>
<td>VPMOVW2M k1, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W1 29 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding word in ZMM1.</td>
</tr>
<tr>
<td>VPMOVW2M k1, zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 39 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding doubleword in XMM1.</td>
</tr>
<tr>
<td>VPMOVD2M k1, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 39 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding doubleword in YMM1.</td>
</tr>
<tr>
<td>VPMOVD2M k1, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 39 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding doubleword in ZMM1.</td>
</tr>
<tr>
<td>VPMOVD2M k1, zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W1 39 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding quadword in XMM1.</td>
</tr>
<tr>
<td>VPMOVQ2M k1, xmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W1 39 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding quadword in YMM1.</td>
</tr>
<tr>
<td>VPMOVQ2M k1, ymm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W1 39 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Sets each bit in k1 to 1 or 0 based on the value of the most significant bit of the corresponding quadword in ZMM1.</td>
</tr>
<tr>
<td>VPMOVQ2M k1, zmm1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Converts a vector register to a mask register. Each element in the destination register is set to 1 or 0 depending on the value of most significant bit of the corresponding element in the source register.

The source operand is a ZMM/YMM/XMM register. The destination operand is a mask register.

EVEX.vvv is reserved and must be 1111b otherwise instructions will #UD.
**Operation**

**VPMOVB2M (EVEX encoded versions)**

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
  i ← j * 8
  IF SRC[i+7]
    THEN DEST[j] ← 1
    ELSE DEST[j] ← 0
  FI;
ENDFOR

DEST[MAX_KL-1:KL] ← 0

**VPMOVW2M (EVEX encoded versions)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  IF SRC[i+15]
    THEN DEST[j] ← 1
    ELSE DEST[j] ← 0
  FI;
ENDFOR

DEST[MAX_KL-1:KL] ← 0

**VPMOVD2M (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF SRC[i+31]
    THEN DEST[j] ← 1
    ELSE DEST[j] ← 0
  FI;
ENDFOR

DEST[MAX_KL-1:KL] ← 0

**VPMOVQ2M (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF SRC[i+63]
    THEN DEST[j] ← 1
    ELSE DEST[j] ← 0
  FI;
ENDFOR

DEST[MAX_KL-1:KL] ← 0
Intel C/C++ Compiler Intrinsic Equivalents

VPMPOVB2M __mmask64 __mm512_movepi8_mask(__m512i);
VPMPOVD2M __mmask16 __mm512_movepi32_mask(__m512i);
VPMPOVQ2M __mmask8 __mm512_movepi64_mask(__m512i);
VPMPOVw2M __mmask32 __mm512_movepi16_mask(__m512i);
VPMPOVB2M __mmask32 __mm512_movepi8_mask(__m256i);
VPMPOVD2M __mmask8 __mm512_movepi32_mask(__m256i);
VPMPOVQ2M __mmask8 __mm512_movepi64_mask(__m256i);
VPMPOVw2M __mmask16 __mm526_movepi16_mask(__m256i);
VPMPOVB2M __mmask16 __mm_movepi8_mask(__m128i);
VPMPOVD2M __mmask8 __mm_movepi32_mask(__m128i);
VPMPOVQ2M __mmask8 __mm_movepi64_mask(__m128i);
VPMPOVw2M __mmask8 __mm_movepi16_mask(__m128i);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E7NM

#UD If EVEX.vvvv != 1111B.
VPMOVQB/VPMOVQSQB/VPMOVUSQB—Down Convert QWord to Byte

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>G4/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 32 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 2 packed quad-word integers from xmm2 into 2 packed byte integers in xmm1/m16 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVQB xmm1/m16 {k1}[z], xmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 22 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 2 packed signed quad-word integers from xmm2 into 2 packed signed byte integers in xmm1/m16 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVQSQB xmm1/m16 {k1}[z], xmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 12 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 2 packed unsigned quad-word integers from xmm2 into 2 packed unsigned byte integers in xmm1/m16 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSQB xmm1/m16 {k1}[z], xmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 32 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed quad-word integers from ymm2 into 4 packed byte integers in xmm1/m32 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVQB ymm1/m32 {k1}[z], ymm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 22 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed signed quad-word integers from ymm2 into 4 packed signed byte integers in xmm1/m32 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVQSQB ymm1/m32 {k1}[z], ymm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 12 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed unsigned quad-word integers from ymm2 into 4 packed unsigned byte integers in xmm1/m32 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSQB ymm1/m32 {k1}[z], ymm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 32 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed quad-word integers from zmm2 into 8 packed byte integers in xmm1/m64 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVQB zmm1/m64 {k1}[z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 22 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed signed quad-word integers from zmm2 into 8 packed signed byte integers in xmm1/m64 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVQSQB zmm1/m64 {k1}[z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 12 /r</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed unsigned quad-word integers from zmm2 into 8 packed unsigned byte integers in xmm1/m64 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSQB zmm1/m64 {k1}[z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>OVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

VPMOVQB down converts 64-bit integer elements in the source operand (the second operand) into packed byte elements using truncation. VPMOVQSQB converts signed 64-bit integers into packed signed bytes using signed saturation. VPMOVUSQB convert unsigned quad-word values into unsigned byte values using unsigned saturation. The source operand is a vector register. The destination operand is an XMM register or a memory location.

Down-converted byte elements are written to the destination operand (the first operand) from the least-significant byte. Byte elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:64) of the destination are zeroed.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Operation

VPMOVQSB instruction (EVEX encoded versions) when dest is a register

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
  \( i \leftarrow j \times 8 \)
  \( m \leftarrow j \times 64 \)
  IF \( k1[j] \) OR *no writemask*
    THEN \( DEST[i+7:i] \leftarrow \text{TruncateQuadWordToByte} (SRC[m+63:m]) \)
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+7:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        \( DEST[i+7:i] \leftarrow 0 \)
  FI
ENDFOR

\( DEST[MAX_VL-1:VL/8] \leftarrow 0; \)

VPMOVQSB instruction (EVEX encoded versions) when dest is memory

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
  \( i \leftarrow j \times 8 \)
  \( m \leftarrow j \times 64 \)
  IF \( k1[j] \) OR *no writemask*
    THEN \( DEST[i+7:i] \leftarrow \text{TruncateQuadWordToByte} (SRC[m+63:m]) \)
    ELSE
      *DEST[i+7:i] remains unchanged* ; merging-masking
  FI
ENDFOR

VPMOVQSB instruction (EVEX encoded versions) when dest is a register

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
  \( i \leftarrow j \times 8 \)
  \( m \leftarrow j \times 64 \)
  IF \( k1[j] \) OR *no writemask*
    THEN \( DEST[i+7:i] \leftarrow \text{SaturateSignedQuadWordToByte} (SRC[m+63:m]) \)
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+7:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        \( DEST[i+7:i] \leftarrow 0 \)
  FI
ENDFOR

\( DEST[MAX_VL-1:VL/8] \leftarrow 0; \)
VPMOVQSB instruction (EVEX encoded versions) when dest is memory

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
\[
i \leftarrow j \times 8 \\
m \leftarrow j \times 64 \\
IF k1[j] OR *no writemask* \\
THEN DEST[i+7:i] \leftarrow \text{SaturateSignedQuadWordToByte} (SRC[m+63:m]) \\
ELSE \\
*DEST[i+7:i] remains unchanged* ; merging-masking \\
FI;
\]
ENDFOR

VPMOVQSB instruction (EVEX encoded versions) when dest is a register

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
\[
i \leftarrow j \times 8 \\
m \leftarrow j \times 64 \\
IF k1[j] OR *no writemask* \\
THEN DEST[i+7:i] \leftarrow \text{SaturateUnsignedQuadWordToByte} (SRC[m+63:m]) \\
ELSE \\
IF *merging-masking* ; merging-masking \\
THEN *DEST[i+7:i] remains unchanged* \\
ELSE *zeroing-masking* ; zeroing-masking \\
DEST[i+7:i] \leftarrow 0 \\
FI \\
FI \\
ENDFOR

\[\text{DEST[MAX_VL-1:VL/8]} \leftarrow 0;\]

VPMOVQSB instruction (EVEX encoded versions) when dest is memory

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
\[
i \leftarrow j \times 8 \\
m \leftarrow j \times 64 \\
IF k1[j] OR *no writemask* \\
THEN DEST[i+7:i] \leftarrow \text{SaturateUnsignedQuadWordToByte} (SRC[m+63:m]) \\
ELSE \\
*DEST[i+7:i] remains unchanged* ; merging-masking \\
FI;
\]
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalents

\[
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_cvtepi64_epi8( } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_mask_cvtepi64_epi8( } \_\text{m128i s } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_maskz_cvtepi64_epi8( } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ void } \text{ _mm512_mask_cvtepi64_storeu_epi8(void } \_\text{d, } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_cvtsepi64_epi8( } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_mask_cvtsepi64_epi8( } \_\text{m128i s } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_maskz_cvtsepi64_epi8( } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ void } \text{ _mm512_mask_cvtsepi64_storeu_epi8(void } \_\text{d, } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_cvtusepi64_epi8( } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_mask_cvtusepi64_epi8( } \_\text{m128i s } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ __m128i } \text{ _mm512_maskz_cvtusepi64_epi8( } \_\text{mmask8 k, } \_\text{m512i a)}; \\
\text{VPMOVQ}_{\text{B}} \text{ void } \text{ _mm512_mask_cvtusepi64_storeu_epi8(void } \_\text{d, } \_\text{mmask8 k, } \_\text{m512i a)};
\]
VPMOVUSQB __m128i _mm256_cvtepi64_epi8(__m256i a);
VPMOVUSQB __m128i _mm256_mask_cvtepi64_epi8(__m128i a, __mmask8 k, __m256i b);
VPMOVUSQB __m128i _mm256_maskz_cvtepi64_epi8(___mmask8 k, __m256i b);
VPMOVUSQB void _mm256_mask_cvtepi64_storeu_epi8(void *, __mmask8 k, __m256i b);
VPMOVUSQB __m128i __m128i_mm_cvtepi64_epi8(__m128i a);
VPMOVUSQB __m128i __m128i_mm_mask_cvtepi64_epi8(__m128i a, __mmask8 k, __m128i b);
VPMOVUSQB __m128i __m128i_mm_maskz_cvtepi64_epi8(__mmask8 k, __m128i b);
VPMOVUSQB void __m128i_mm_mask_cvtepi64_storeu_epi8(void *, __mmask8 k, __m128i b);
VPMOVUSQB __m128i _mm256_cvtusepi64_epi8(__m256i a);
VPMOVUSQB __m128i _mm256_mask_cvtusepi64_epi8(__m256i a, __mmask8 k, __m256i b);
VPMOVUSQB __m128i _mm256_maskz_cvtusepi64_epi8(__mmask8 k, __m256i b);
VPMOVUSQB void _mm256_mask_cvtusepi64_storeu_epi8(void *, __mmask8 k, __m256i b);
VPMOVUSQB __m128i __m128i_mm_cvtusepi64_epi8(__m128i a);
VPMOVUSQB __m128i __m128i_mm_mask_cvtusepi64_epi8(__m128i a, __mmask8 k, __m128i b);
VPMOVUSQB __m128i __m128i_mm_maskz_cvtusepi64_epi8(__mmask8 k, __m128i b);
VPMOVUSQB void __m128i_mm_mask_cvtusepi64_storeu_epi8(void *, __mmask8 k, __m128i b);
VPMOVUSQB __m128i _mm256_cvtepi64_epi8(__m256i a);
VPMOVUSQB __m128i _mm256_mask_cvtepi64_epi8(__m256i a, __mmask8 k, __m256i b);
VPMOVUSQB __m128i _mm256_maskz_cvtepi64_epi8(__mmask8 k, __m256i b);
VPMOVUSQB void _mm256_mask_cvtepi64_storeu_epi8(void *, __mmask8 k, __m256i b);
VPMOVUSQB __m128i __m128i_mm_cvtepi64_epi8(__m128i a);
VPMOVUSQB __m128i __m128i_mm_mask_cvtepi64_epi8(__m128i a, __mmask8 k, __m128i b);
VPMOVUSQB __m128i __m128i_mm_maskz_cvtepi64_epi8(__mmask8 k, __m128i b);
VPMOVUSQB void __m128i_mm_mask_cvtepi64_storeu_epi8(void *, __mmask8 k, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E6.

#UD If EVEX.vvvv != 1111B.
VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert QWord to Word

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 34 /r VPMOVQW xmm1/m32 [k1][z], xmm2</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 2 packed quad-word integers from xmm2 into 2 packed word integers in xmm1/m32 with truncation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 24 /r VPMOVSQW xmm1/m32 [k1][z], xmm2</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 8 packed signed quad-word integers from zmm2 into 8 packed signed word integers in xmm1/m32 using signed saturation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 14 /r VPMOVUSQW xmm1/m32 [k1][z], xmm2</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 2 packed unsigned quad-word integers from xmm2 into 2 packed unsigned word integers in xmm1/m32 using unsigned saturation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 34 /r VPMOVQW xmm1/m64 [k1][z], ymm2</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 4 packed quad-word integers from ymm2 into 4 packed word integers in xmm1/m64 with truncation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 24 /r VPMOVSQW xmm1/m64 [k1][z], ymm2</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 4 packed signed quad-word integers from ymm2 into 4 packed signed word integers in xmm1/m64 using signed saturation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 14 /r VPMOVUSQW xmm1/m64 [k1][z], ymm2</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 4 packed unsigned quad-word integers from ymm2 into 4 packed unsigned word integers in xmm1/m64 using unsigned saturation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 34 /r VPMOVQW xmm1/m128 [k1][z], zmm2</td>
<td>QVM V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed quad-word integers from zmm2 into 8 packed word integers in xmm1/m128 with truncation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 24 /r VPMOVSQW xmm1/m128 [k1][z], zmm2</td>
<td>QVM V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed signed quad-word integers from zmm2 into 8 packed signed word integers in xmm1/m128 using signed saturation under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 14 /r VPMOVUSQW xmm1/m128 [k1][z], zmm2</td>
<td>QVM V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed unsigned quad-word integers from zmm2 into 8 packed unsigned word integers in xmm1/m128 using unsigned saturation under writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>QVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

VPMOVQW down converts 64-bit integer elements in the source operand (the second operand) into packed words using truncation. VPMOVSQW converts signed 64-bit integers into packed signed words using signed saturation. VPMOVUSQW convert unsigned quad-word values into unsigned word values using unsigned saturation.

The source operand is a ZMM/YMM/XMM register. The destination operand is a XMM register or a 128/64/32-bit memory location.

Down-converted word elements are written to the destination operand (the first operand) from the least-significant word. Word elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:128/64/32) of the register destination are zeroed.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Operation

VPMOVQW instruction (EVEX encoded versions) when dest is a register

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 16\)
  \(m \leftarrow j \times 64\)
  IF \(k1[j]\) OR "no writemask"
    THEN \(\text{DEST}[i+15:i] \leftarrow \text{TruncateQuadWordToWord}(\text{SRC}[m+63:m])\)
  ELSE
    IF "merging-masking" ; merging-masking
      THEN \(\text{DEST}[i+15:i]\) remains unchanged*
    ELSE "zeroing-masking" ; zeroing-masking
      \(\text{DEST}[i+15:i] \leftarrow 0\)
  FI
ENDFOR
\(\text{DEST}[\text{MAX} \_ \text{VL}-1: \text{VL}\_\text{VL}/4] \leftarrow 0;\)

VPMOVQW instruction (EVEX encoded versions) when dest is memory

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 16\)
  \(m \leftarrow j \times 64\)
  IF \(k1[j]\) OR "no writemask"
    THEN \(\text{DEST}[i+15:i] \leftarrow \text{TruncateQuadWordToWord}(\text{SRC}[m+63:m])\)
  ELSE
    "\(\text{DEST}[i+15:i]\) remains unchanged*" ; merging-masking
  FI
ENDFOR

VPMOVSQW instruction (EVEX encoded versions) when dest is a register

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 16\)
  \(m \leftarrow j \times 64\)
  IF \(k1[j]\) OR "no writemask"
    THEN \(\text{DEST}[i+15:i] \leftarrow \text{SaturateSignedQuadWordToWord}(\text{SRC}[m+63:m])\)
  ELSE
    IF "merging-masking" ; merging-masking
      THEN "\(\text{DEST}[i+15:i]\) remains unchanged*"
    ELSE "zeroing-masking" ; zeroing-masking
      \(\text{DEST}[i+15:i] \leftarrow 0\)
  FI
ENDFOR
\(\text{DEST}[\text{MAX} \_ \text{VL}-1: \text{VL}\_\text{VL}/4] \leftarrow 0;\)
VPMOVQW instruction (EVEX encoded versions) when dest is memory
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 16
    m ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← SaturateSignedQuadWordToWord (SRC[m+63:m])
        ELSE
            *DEST[i+15:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

VPMOVQW instruction (EVEX encoded versions) when dest is a register
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 16
    m ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← SaturateUnalignedQuadWordToWord (SRC[m+63:m])
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+15:i] ← 0
            FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL/4] ← 0;

VPMOVQW instruction (EVEX encoded versions) when dest is memory
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 16
    m ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← SaturateUnalignedQuadWordToWord (SRC[m+63:m])
        ELSE
            *DEST[i+15:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalents
VPMOVQW __m128i _mm512_cvtepi64_epi16( __m512i a);
VPMOVQW __m128i _mm512_mask_cvtepi64_epi16(__m128i s, __mmask8 k, __m512i a);
VPMOVQW __m128i _mm512_maskz_cvtepi64_epi16( __mmask8 k, __m512i a);
VPMOVQW void _mm512_mask_cvtepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);
VPMOVQW __m128i _mm512_cvtsepi64_epi16( __m512i a);
VPMOVQW __m128i _mm512_mask_cvtsepi64_epi16(__m128i s, __mmask8 k, __m512i a);
VPMOVQW __m128i _mm512_maskz_cvtsepi64_epi16( __mmask8 k, __m512i a);
VPMOVQW void _mm512_mask_cvtsepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);
VPMOVQW __m128i _mm512_cvtusepi64_epi16( __m512i a);
VPMOVQW __m128i _mm512_mask_cvtusepi64_epi16(__m128i s, __mmask8 k, __m512i a);
VPMOVQW __m128i _mm512_maskz_cvtusepi64_epi16( __mmask8 k, __m512i a);
VPMOVQW void _mm512_mask_cvtusepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);
INSTRUCTION SET REFERENCE, A-Z

VPMOVUSQD __m128i __m256_cvtepi64_epi32(__m256i a);
VPMOVUSQD __m128i __m256_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m256_maskz_cvtepi64_epi32(__mmask8 k, __m256i b);
VPMOVUSQD void __m256_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m_mask_cvtepi64_epi32(__m256i a, __mmask8 k, __m128i b);
VPMOVUSQD __m128i __m_maskz_cvtepi64_epi32(__mmask8 k, __m128i b);
VPMOVUSQD void __m_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m128i b);
VPMOVUSQD __m128i __m256_cvtepi64_epi32(__m256i a);
VPMOVUSQD __m128i __m256_mask_cvtepi64_epi32(__m256i a, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m256_maskz_cvtepi64_epi32(__mmask8 k, __m256i b);
VPMOVUSQD void __m256_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m_mask_cvtepi64_epi32(__m256i a, __mmask8 k, __m128i b);
VPMOVUSQD __m128i __m_maskz_cvtepi64_epi32(__mmask8 k, __m128i b);
VPMOVUSQD void __m_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m128i b);
VPMOVUSQD __m128i __m256_cvtepi64_epi32(__m256i a);
VPMOVUSQD __m128i __m256_mask_cvtepi64_epi32(__m256i a, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m256_maskz_cvtepi64_epi32(__mmask8 k, __m256i b);
VPMOVUSQD void __m256_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m_mask_cvtepi64_epi32(__m256i a, __mmask8 k, __m128i b);
VPMOVUSQD __m128i __m_maskz_cvtepi64_epi32(__mmask8 k, __m128i b);
VPMOVUSQD void __m_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m128i b);
VPMOVUSQD __m128i __m256_cvtepi64_epi32(__m256i a);
VPMOVUSQD __m128i __m256_mask_cvtepi64_epi32(__m256i a, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m256_maskz_cvtepi64_epi32(__mmask8 k, __m256i b);
VPMOVUSQD void __m256_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m256i b);
VPMOVUSQD __m128i __m_mask_cvtepi64_epi32(__m256i a, __mmask8 k, __m128i b);
VPMOVUSQD __m128i __m_maskz_cvtepi64_epi32(__mmask8 k, __m128i b);
VPMOVUSQD void __m_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E6.

#UD If EVEX.vvvv != 1111B.
VPMOVQD/VPMOVSQD/VPMOVUSQD—Down Convert QWord to DWord

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 35 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 2 packed quad-word integers from xmm2 into 2 packed double-word integers in xmm1/m128 with truncation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVQD xmm1/m128 {k1}[z], xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 25 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 2 packed signed quad-word integers from xmm2 into 2 packed signed double-word integers in xmm1/m64 using signed saturation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVQD xmm1/m64 {k1}[z], xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 15 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 2 packed unsigned quad-word integers from xmm2 into 2 packed unsigned double-word integers in xmm1/m64 using unsigned saturation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSQD xmm1/m64 {k1}[z], xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 35 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed quad-word integers from ymm2 into 4 packed double-word integers in xmm1/m128 with truncation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVQD xmm1/m128 {k1}[z], ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 25 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed signed quad-word integers from ymm2 into 4 packed signed double-word integers in xmm1/m128 using signed saturation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVQD xmm1/m128 {k1}[z], ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 15 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed unsigned quad-word integers from ymm2 into 4 packed unsigned double-word integers in xmm1/m128 using unsigned saturation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSQD xmm1/m128 {k1}[z], ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 35 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed quad-word integers from zmm2 into 8 packed double-word integers in ymm1/m256 with truncation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVQD ymm1/m256 {k1}[z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 25 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed signed quad-word integers from zmm2 into 8 packed signed double-word integers in ymm1/m256 using signed saturation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVQD ymm1/m256 {k1}[z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 15 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed unsigned quad-word integers from zmm2 into 8 packed unsigned double-word integers in ymm1/m256 using unsigned saturation subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSQD ymm1/m256 {k1}[z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

VPMOVQW down converts 64-bit integer elements in the source operand (the second operand) into packed double-words using truncation. VPMOVQSW converts signed 64-bit integers into packed signed doublewords using signed saturation. VPMOVUSQW convert unsigned quad-word values into unsigned double-word values using unsigned saturation.

The source operand is a ZMM/YMM/XMM register. The destination operand is a YMM/XMM/XMM register or a 256/128/64-bit memory location.

Down-converted doubleword elements are written to the destination operand (the first operand) from the least-significant doubleword. Doubleword elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:256/128/64) of the register destination are zeroed.
EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VPMOVQD instruction (EVEX encoded version) reg-reg form**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \leftarrow 0 \) TO KL-1

\( i \leftarrow j \times 32 \)

\( m \leftarrow j \times 64 \)

IF \( k1[j] \) OR *no writemask*

THEN DEST[\( i+31:i \)] \( \leftarrow \) TruncateQuadWordToDWord (SRC[\( m+63:m \)])

ELSE *zeroing-masking* ; zeroing-masking

\( \text{DEST}[i+31:i] \leftarrow 0 \)

FI

ENDFOR

DEST[MAX_VL-1:VL/2] \( \leftarrow 0; \)

**VPMOVQD instruction (EVEX encoded version) memory form**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \leftarrow 0 \) TO KL-1

\( i \leftarrow j \times 32 \)

\( m \leftarrow j \times 64 \)

IF \( k1[j] \) OR *no writemask*

THEN DEST[\( i+31:i \)] \( \leftarrow \) TruncateQuadWordToDWord (SRC[\( m+63:m \)])

ELSE *DEST[\( i+31:i \)] remains unchanged* ; merging-masking

FI

ENDFOR

**VPMOVQSQD instruction (EVEX encoded version) reg-reg form**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \leftarrow 0 \) TO KL-1

\( i \leftarrow j \times 32 \)

\( m \leftarrow j \times 64 \)

IF \( k1[j] \) OR *no writemask*

THEN DEST[\( i+31:i \)] \( \leftarrow \) SaturateSignedQuadWordToDWord (SRC[\( m+63:m \)])

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[\( i+31:i \)] remains unchanged* ; merging-masking

ELSE *zeroing-masking* ; zeroing-masking

\( \text{DEST}[i+31:i] \leftarrow 0 \)

FI

ENDFOR

DEST[MAX_VL-1:VL/2] \( \leftarrow 0; \)
VPMOVSD Q instruction (EVEX encoded version) memory form
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
   i ← j * 32
   m ← j * 64
   IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← SaturateSignedQuadWordToDWord (SRC[m+63:m])
   ELSE *DEST[i+31:i] remains unchanged* ; merging-masking
      FI;
ENDFOR

VPMOVUSD Q instruction (EVEX encoded version) reg-reg form
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
   i ← j * 32
   m ← j * 64
   IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← SaturateUnsignedQuadWordToDWord (SRC[m+63:m])
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+31:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+31:i] ← 0
      FI
   FI;
ENDFOR
DEST[MAX_VL-1:VL/2] ← 0;

INTEL C/C++ Compiler Intrinsic Equivalents

VPMOVQD __m256i _mm512_cvtepi64_epi32(__m512i a);
VPMOVQD __m256i _mm512_mask_cvtepi64_epi32(__m512i s, __mmask8 k, __m512i a);
VPMOVQD __m256i _mm512_maskz_cvtepi64_epi32(__mmask8 k, __m512i a);
VPMOVQD __m256i _mm512_cvtsepi64_epi32(__m512i a);
VPMOVQD __m256i _mm512_mask_cvtsepi64_epi32(__m512i s, __mmask8 k, __m512i a);
VPMOVQD __m256i _mm512_maskz_cvtsepi64_epi32(__mmask8 k, __m512i a);
VPMOVQD void _mm512_mask_cvtsepi64_storeu_epi32(void * d, __mmask8 k, __m512i a);
VPMOVUSQD __m256i _mm256_cvtusepi64_epi32(__m256i a);
VPMOVUSQD __m256i _mm256_mask_cvtusepi64_epi32(__m256i a, __mmask8 k, __m512i b);
INSTRUCTION SET REFERENCE, A-Z

VPMOVUSQD __m128i _mm256_maskz_cvtepi64_epi32(__mmask8 k, __m256i b);
VPMOVUSQD void _mm256_mask_cvtepi64_epi32_storeu_epi32(void *, __mmask8 k, __m256i b);
VPMOVUSQD __m128i _mm_cvtepi64_epi32(_m128i a);
VPMOVUSQD __m128i _mm_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m128i b);
VPMOVUSQD __m128i _mm_maskz_cvtepi64_epi32(__mmask8 k, __m128i b);
VPMOVUSQD void _mm_mask_cvtepi64_storeu_epi32(void *, __mmask8 k, __m128i b);
VPMOVUSQD __m128i _mm256_maskz_cvtepi64_epi32(__mmask8 k, __m256i b);
VPMOVUSQD void _mm256_mask_cvtepi64_storeu_epi32(void *, __mmask8 k, __m256i b);
VPMOVUSQD __m128i _mm256_maskz_cvtepi64_epi32(__mmask8 k, __m256i b);
VPMOVUSQD void _mm256_mask_cvtepi64_storeu_epi32(void *, __mmask8 k, __m256i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E6.
#UD If EVEX.vvvv != 1111B.
### VPMOVDB/VPMOVSDB/VPMOVUSDB—Down Convert DWord to Byte

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 31 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed double-word integers from xmm2 into 4 packed byte integers in xmm1/m32 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVDB xmm1/m32 [k1][z], xmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 21 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed signed double-word integers from xmm2 into 4 packed signed byte integers in xmm1/m32 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVSDB xmm1/m32 [k1][z], xmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 11 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 4 packed unsigned double-word integers from xmm2 into 4 packed unsigned byte integers in xmm1/m32 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSDB xmm1/m32 [k1][z], xmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 31 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 8 packed double-word integers from ymm2 into 8 packed byte integers in xmm1/m64 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVDB xmm1/m64 [k1][z], ymm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 21 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 8 packed signed double-word integers from ymm2 into 8 packed signed byte integers in xmm1/m64 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVSDB xmm1/m64 [k1][z], ymm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 11 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Converts 8 packed unsigned double-word integers from ymm2 into 8 packed unsigned byte integers in xmm1/m64 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSDB xmm1/m64 [k1][z], ymm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 31 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 16 packed double-word integers from zmm2 into 16 packed byte integers in xmm1/m128 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVDB xmm1/m128 [k1][z], zmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 21 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 16 packed signed double-word integers from zmm2 into 16 packed signed byte integers in xmm1/m128 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVSDB xmm1/m128 [k1][z], zmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 11 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 16 packed unsigned double-word integers from zmm2 into 16 packed unsigned byte integers in xmm1/m128 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSDB xmm1/m128 [k1][z], zmm2</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>QVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

VPMOVDB down converts 32-bit integer elements in the source operand (the second operand) into packed bytes using truncation. VPMOVSDB converts signed 32-bit integers into packed signed bytes using signed saturation. VPMOVUSDB converts unsigned double-word values into unsigned byte values using unsigned saturation.

The source operand is a ZMM/YMM/XMM register. The destination operand is a XMM register or a 128/64/32-bit memory location.

Down-converted byte elements are written to the destination operand (the first operand) from the least-significant byte. Byte elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:128/64/32) of the register destination are zeroed.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Operation

VPMOVDB instruction (EVEX encoded versions) when dest is a register

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)

\( i \leftarrow j * 8 \)

\( m \leftarrow j * 32 \)

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+7:i] \leftarrow \text{TruncateDoubleWordToByte} \) (\( \text{SRC}[m+31:m] \))

ELSE

IF *merging-masking* ; merging-masking

THEN \( \text{DEST}[i+7:i] \) remains unchanged*

ELSE *zeroing-masking* ; zeroing-masking

\( \text{DEST}[i+7:i] \leftarrow 0 \)

FI

FI;

ENDFOR

\( \text{DEST}[\text{MAX}_V L-1:VL/4] \leftarrow 0; \)

VPMOVDB instruction (EVEX encoded versions) when dest is memory

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)

\( i \leftarrow j * 8 \)

\( m \leftarrow j * 32 \)

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+7:i] \leftarrow \text{TruncateDoubleWordToByte} \) (\( \text{SRC}[m+31:m] \))

ELSE *DEST*[i+7:i] remains unchanged* ; merging-masking

FI;

ENDFOR

VPMOVSD instruction (EVEX encoded versions) when dest is a register

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)

\( i \leftarrow j * 8 \)

\( m \leftarrow j * 32 \)

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+7:i] \leftarrow \text{SaturateSignedDoubleWordToByte} \) (\( \text{SRC}[m+31:m] \))

ELSE

IF *merging-masking* ; merging-masking

THEN \( \text{DEST}[i+7:i] \) remains unchanged*

ELSE *zeroing-masking* ; zeroing-masking

\( \text{DEST}[i+7:i] \leftarrow 0 \)

FI

FI;

ENDFOR

\( \text{DEST}[\text{MAX}_V L-1:VL/4] \leftarrow 0; \)
VPMOVSDDB instruction (EVEX encoded versions) when dest is memory

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0\) TO \(KL-1\)
\[i \leftarrow j \times 8\]
\[m \leftarrow j \times 32\]
IF \(k1[j] \text{ OR } \text{no writemask}\)
THEN \(\text{DEST}[i+7:i] \leftarrow \text{SaturateSignedDoubleWordToByte} (\text{SRC}[m+31:m])\)
ELSE \(\text{DEST}[i+7:i] \text{ remains unchanged}^*\); merging-masking
FI;
ENDFOR

VPMOVUSDB instruction (EVEX encoded versions) when dest is a register

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0\) TO \(KL-1\)
\[i \leftarrow j \times 8\]
\[m \leftarrow j \times 32\]
IF \(k1[j] \text{ OR } \text{no writemask}\)
THEN \(\text{DEST}[i+7:i] \leftarrow \text{SaturateUnsignedDoubleWordToByte} (\text{SRC}[m+31:m])\)
ELSE
IF \(\text{merging-masking}^*\); merging-masking
THEN \(\text{DEST}[i+7:i] \text{ remains unchanged}^*\)
ELSE \(\text{zeroing-masking}^*\); zeroing-masking
\(\text{DEST}[i+7:i] \leftarrow 0\)
FI
FI;
ENDFOR

\(\text{DEST}[\text{MAX}_V\text{L}-1:\text{VL}/4] \leftarrow 0;\)

VPMOVUSDB instruction (EVEX encoded versions) when dest is memory

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0\) TO \(KL-1\)
\[i \leftarrow j \times 8\]
\[m \leftarrow j \times 32\]
IF \(k1[j] \text{ OR } \text{no writemask}\)
THEN \(\text{DEST}[i+7:i] \leftarrow \text{SaturateUnsignedDoubleWordToByte} (\text{SRC}[m+31:m])\)
ELSE \(\text{DEST}[i+7:i] \text{ remains unchanged}^*\); merging-masking
FI;
ENDFOR

**Intel C/C++ Compiler Intrinsic Equivalents**

\[
\begin{align*}
\text{VPMOVDB } & \text{__m128i } \text{__mm512_cvtepi32_epl8(__m512i a)}; \\
\text{VPMOVDB } & \text{__m128i } \text{__mm512_mask_cvtepi32_epl8(__m128i s, __mmask16 k, __m512i a)}; \\
\text{VPMOVDB } & \text{__m128i } \text{__mm512_maskz_cvtepi32_epl8(__mmask16 k, __m512i a)}; \\
\text{VPMOVDB void } & \text{__mm512_mask_cvtepi32_storeu_epl8(void * d, __mmask16 k, __m512i a)}; \\
\text{VPMOVDB } & \text{__mm512_maskz_cvtepi32_storeu_epl8((__m512i a)}; \\
\text{VPMOVDB void } & \text{__mm512_mask_cvtepi32_storeu_epl8(void * d, __mmask16 k, __m512i a)}; \\
\text{VPMOVUSDB } & \text{__m128i } \text{__mm512_cvtepi32_epl8(__m512i a)}; \\
\text{VPMOVUSDB } & \text{__m128i } \text{__mm512_mask_cvtepi32_epl8(__m128i s, __mmask16 k, __m512i a)}; \\
\text{VPMOVUSDB } & \text{__m128i } \text{__mm512_maskz_cvtepi32_epl8(__mmask16 k, __m512i a)}; \\
\text{VPMOVUSDB void } & \text{__mm512_mask_cvtepi32_storeu_epl8(void * d, __mmask16 k, __m512i a)}; \\
\text{VPMOVUSDB } & \text{__mm512_maskz_cvtepi32_storeu_epl8(__m512i a)}; \\
\text{VPMOVUSDB void } & \text{__mm512_mask_cvtepi32_storeu_epl8(__m128i a, __mmask8 k, __m256i b)};
\end{align*}
\]
INSTRUCTION SET REFERENCE, A-Z

VPMOVUSDB __m128i _mm256_maskz_cvtusepi32_epi8( __mmask8 k, __m256i b);
VPMOVUSDB void _mm256_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB __m128i _mm_cvtsd32_epi8( __m128i a);
VPMOVUSDB __m128i _mm_maskz_cvtusepi32_epi8( __mmask8 k, __m128i b);
VPMOVUSDB void _mm_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m128i b);
VPMOVUSDB __m128i _mm256_mask_cvtusepi32_epi8( __m128i a, __mmask8 k, __m128i b);
VPMOVUSDB _mm256_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m128i b);
VPMOVUSDB _mm256_maskz_cvtusepi32_epi8( __mmask8 k, __m256i b);
VPMOVUSDB void _mm_maskz_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB __m128i _mm_cvtusepi32_epi8( __m128i a);
VPMOVUSDB __m128i _mm_mask_cvtusepi32_epi8( __m128i a, __mmask8 k, __m128i b);
VPMOVUSDB _mm_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m128i b);
VPMOVUSDB __m128i _mm256_cvtusepi32_epi8( __m256i a, __mmask8 k, __m256i b);
VPMOVUSDB _mm256_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB _mm256_maskz_cvtusepi32_epi8( __mmask8 k, __m256i b);
VPMOVUSDB void _mm256_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB __m128i _mm256_maskz_cvtusepi32_epi8( __mmask8 k, __m256i b);
VPMOVUSDB void _mm256_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB __m128i _mm_cvtusepi32_epi8( __m128i a);
VPMOVUSDB __m128i _mm_mask_cvtusepi32_epi8( __m128i a, __mmask8 k, __m128i b);
VPMOVUSDB _mm_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m128i b);
VPMOVUSDB __m128i _mm256_cvtusepi32_epi8( __m256i a, __mmask8 k, __m256i b);
VPMOVUSDB _mm256_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB _mm256_maskz_cvtusepi32_epi8( __mmask8 k, __m256i b);
VPMOVUSDB void _mm256_mask_cvtusepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB __m128i _mm256_maskz_cvtsepi32_epi8( __mmask8 k, __m256i b);
VPMOVUSDB void _mm256_mask_cvtsepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB __m128i _mm_cvtsepi32_epi8( __m128i a);
VPMOVUSDB __m128i _mm_mask_cvtsepi32_epi8( __m128i a, __mmask8 k, __m128i b);
VPMOVUSDB _mm_mask_cvtsepi32_storeu_epi8( void * , __mmask8 k, __m128i b);
VPMOVUSDB __m128i _mm256_cvtsepi32_epi8( __m256i a, __mmask8 k, __m256i b);
VPMOVUSDB _mm256_mask_cvtsepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB _mm256_maskz_cvtsepi32_epi8( __mmask8 k, __m256i b);
VPMOVUSDB void _mm256_mask_cvtsepi32_storeu_epi8( void * , __mmask8 k, __m256i b);
VPMOVUSDB __m128i _mm_cvtsepi32_epi8( __m128i a);
VPMOVUSDB __m128i _mm_mask_cvtsepi32_epi8( __m128i a, __mmask8 k, __m128i b);
VPMOVUSDB _mm_mask_cvtsepi32_storeu_epi8( void * , __mmask8 k, __m128i b);
VPMOVUSDB __m128i _mm256_cvtsepi32_epi8( __m256i a, __mmask8 k, __m256i b);
VPMOVUSDB _mm256_mask_cvtsepi32_storeu_epi8( void * , __mmask8 k, __m256i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E6.

#UD If EVEX.vvvv != 1111B.
**VPMOVDw/VPMOVSDw/VPMOVUSDw—Down Convert DWord to Word**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 33 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 4 packed double-word integers from xmm2 into 4 packed word integers in xmm1/m64 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVDW xmm1/m64 [k1][z], xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 23 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 4 packed signed double-word integers from xmm2 into 4 packed signed word integers in xmm1/m64 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVSDW xmm1/m64 [k1][z], xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 13 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 4 packed unsigned double-word integers from xmm2 into 4 packed unsigned word integers in xmm1/m64 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSDW xmm1/m64 [k1][z], xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 33 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 8 packed double-word integers from ymm2 into 8 packed word integers in xmm1/m128 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVDW xmm1/m128 [k1][z], ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 23 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 8 packed signed double-word integers from ymm2 into 8 packed signed word integers in xmm1/m128 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVSDW xmm1/m128 [k1][z], ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 13 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Converts 8 packed unsigned double-word integers from ymm2 into 8 packed unsigned word integers in xmm1/m128 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSDW xmm1/m128 [k1][z], ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 33 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 16 packed double-word integers from zmm2 into 16 packed word integers in ymm1/m256 with truncation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVDW ymm1/m256 [k1][z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 23 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 16 packed signed double-word integers from zmm2 into 16 packed signed word integers in ymm1/m256 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVSDW ymm1/m256 [k1][z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 13 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 16 packed unsigned double-word integers from zmm2 into 16 packed unsigned word integers in ymm1/m256 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>VPMOVUSDW ymm1/m256 [k1][z], zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

VPMOVDW down converts 32-bit integer elements in the source operand (the second operand) into packed words using truncation. VPMOVSDW converts signed 32-bit integers into packed signed words using signed saturation. VPMOVUSDW convert unsigned double-word values into unsigned word values using unsigned saturation.

The source operand is a ZMM/YMM/XMM register. The destination operand is a YMM/XMM/XMM register or a 256/128/64-bit memory location.

Down-converted word elements are written to the destination operand (the first operand) from the least-significant word. Word elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:256/128/64) of the register destination are zeroed.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Ref. # 319433-023
Operation

**VPMOVDW instruction (EVEX encoded versions) when dest is a register**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 16\)
  \(m \leftarrow j \times 32\)
  IF \(k1[j] \text{ OR } \text{no writemask}\)
    THEN \(\text{DEST}[i+15:i] \leftarrow \text{TruncateDoubleWordToWord}(\text{SRC}[m+31:m])\)
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST*[i+15:i] remains unchanged*
      ENDIF
      ELSE *zeroing-masking* ; zeroing-masking
        \(\text{DEST}[i+15:i] \leftarrow 0\)
      ENDIF
  ENDIF
ENDFOR

**VPMOVDW instruction (EVEX encoded versions) when dest is memory**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 16\)
  \(m \leftarrow j \times 32\)
  IF \(k1[j] \text{ OR } \text{no writemask}\)
    THEN \(\text{DEST}[i+15:i] \leftarrow \text{TruncateDoubleWordToWord}(\text{SRC}[m+31:m])\)
    ELSE
      *DEST*[i+15:i] remains unchanged* ; merging-masking
      FI
  ENDIF
ENDFOR

**VPMOVSDW instruction (EVEX encoded versions) when dest is a register**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 16\)
  \(m \leftarrow j \times 32\)
  IF \(k1[j] \text{ OR } \text{no writemask}\)
    THEN \(\text{DEST}[i+15:i] \leftarrow \text{SaturateSignedDoubleWordToWord}(\text{SRC}[m+31:m])\)
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST*[i+15:i] remains unchanged*
      ENDIF
      ELSE *zeroing-masking* ; zeroing-masking
        \(\text{DEST}[i+15:i] \leftarrow 0\)
      ENDIF
    FI
  ENDIF
ENDFOR

**VPMOVSDW instruction (EVEX encoded versions) when dest is memory**

\[(KL, VL) = (4, 128), (8, 256), (16, 512)\]

FOR \(j \leftarrow 0\) TO \(KL-1\)
  \(i \leftarrow j \times 16\)
  \(m \leftarrow j \times 32\)
  IF \(k1[j] \text{ OR } \text{no writemask}\)
    THEN \(\text{DEST}[i+15:i] \leftarrow \text{SaturateSignedDoubleWordToWord}(\text{SRC}[m+31:m])\)
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST*[i+15:i] remains unchanged*
      ENDIF
      ELSE *zeroing-masking* ; zeroing-masking
        \(\text{DEST}[i+15:i] \leftarrow 0\)
      ENDIF
    FI
  ENDIF
ENDFOR

DEST[MAX_VL-1:VL/2] \(\leftarrow 0\);
VPMOVSDW instruction (EVEX encoded versions) when dest is memory
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j <- 0 TO KL-1
    i <- j * 16
    m <- j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] <- SaturateSignedDoubleWordToWord (SRC[m+31:m])
    ELSE
        *DEST[i+15:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

VPMOVUSDW instruction (EVEX encoded versions) when dest is a register
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j <- 0 TO KL-1
    i <- j * 16
    m <- j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] <- SaturateUnsignedDoubleWordToWord (SRC[m+31:m])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+15:i] <- 0
        FI
    FI
ENDFOR

DEST[MAX_VL-1:VL/2] <- 0;

VPMOVUSDW instruction (EVEX encoded versions) when dest is memory
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j <- 0 TO KL-1
    i <- j * 16
    m <- j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] <- SaturateUnsignedDoubleWordToWord (SRC[m+31:m])
    ELSE
        *DEST[i+15:i] remains unchanged* ; merging-masking
    FI;
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalents
VPMOVQDQ __m512i _mm512_cvtepi32_epi16( __m512i a);
VPMOVQDQ __m512i _mm512_mask_cvtepi32_epi16(__m512i s, __mmask16 k, __m512i a);
VPMOVQDQ __m512i _mm512_maskz_cvtepi32_epi16(__mmask16 k, __m512i a);
VPMOVQDQ void _mm512_mask_cvtepi32_storeu_epi16(void * d, __mmask16 k, __m512i a);
VPMOVQDQ __m512i _mm512_cvtsepi32_epi16( __m512i a);
VPMOVQDQ __m512i _mm512_mask_cvtsepi32_epi16(__m512i s, __mmask16 k, __m512i a);
VPMOVQDQ __m512i _mm512_maskz_cvtsepi32_epi16(__mmask16 k, __m512i a);
VPMOVQDQ void _mm512_mask_cvtsepi32_storeu_epi16(void * d, __mmask16 k, __m512i a);
VPMOVQDQ __m512i _mm512_cvtpi32_epi16( __m512i a);
VPMOVQDQ __m512i _mm512_mask_cvtpi32_epi16(__m512i s, __mmask16 k, __m512i a);
VPMOVQDQ __m512i _mm512_maskz_cvtpi32_epi16(__mmask16 k, __m512i a);
VPMOVQDQ void _mm512_mask_cvtpi32_storeu_epi16(void * d, __mmask16 k, __m512i a);
VPMOVQDQ __m512i _mm512_maskz_cvtpi32_epi16(__mmask16 k, __m512i a);
VPMOVQDQ void _mm512_mask_cvtpi32_storeu_epi16(void * d, __mmask16 k, __m512i a);
VPMOVUSDW __m128i _mm256_cvtepi32_epi16(__m256i a);
VPMOVUSDW __m128i _mm256_mask_cvtepi32_epi16(__m128i a, __mmask8 k, __m256i b);
VPMOVUSDW __m128i _mm256_maskz_cvtepi32_epi16(__mmask8 k, __m256i b);
VPMOVUSDW void __mm256_mask_cvtepi32_storeu_epi16(void *, __mmask8 k, __m256i b);
VPMOVUSDW __m128i _mm_cvtsepi32_epi16(__m128i a);
VPMOVUSDW __m128i _mm_mask_cvtsepi32_epi16(__m128i a, __mmask8 k, __m128i b);
VPMOVUSDW __m128i _mm_maskz_cvtsepi32_epi16(__mmask8 k, __m128i b);
VPMOVUSDW void __mm_mask_cvtsepi32_storeu_epi16(void *, __mmask8 k, __m128i b);
VPMOVUSDW __m128i _mm256_cvtepi32_epi16(__m256i a);
VPMOVUSDW __m128i _mm256_mask_cvtepi32_epi16(__m128i a, __mmask8 k, __m256i b);
VPMOVUSDW __m128i _mm256_maskz_cvtepi32_epi16(__mmask8 k, __m256i b);
VPMOVUSDW void __mm256_mask_cvtepi32_storeu_epi16(void *, __mmask8 k, __m256i b);
VPMOVUSDW __m128i _mm_cvtspi32_epi16(__m128i a);
VPMOVUSDW __m128i _mm_mask_cvtspi32_epi16(__m128i a, __mmask8 k, __m128i b);
VPMOVUSDW __m128i _mm_maskz_cvtspi32_epi16(__mmask8 k, __m128i b);
VPMOVUSDW void __mm_mask_cvtspi32_storeu_epi16(void *, __mmask8 k, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E6.

#UD If EVEX.vvvv != 1111B.
**VPMOVWB/VPMOVSWB/VPMOVUSWB—Down Convert Word to Byte**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.F3.0F38.W0 30 / r VPMOVWB xmm1/m64 [k1][z], xmm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Converts 8 packed word integers from xmm2 into 8 packed bytes in xmm1/m64 with truncation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 20 / r VPMOVSWB xmm1/m64 [k1][z], xmm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Converts 8 packed signed word integers from xmm2 into 8 packed signed bytes in xmm1/m64 using signed saturation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.F3.0F38.W0 10 / r VPMOVUSWB xmm1/m64 [k1][z], xmm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Converts 8 packed unsigned word integers from xmm2 into 8 packed unsigned bytes in xmm1/m64 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 30 / r VPMOVWb xmm1/m128 [k1][z], ymm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Converts 16 packed word integers from ymm2 into 16 packed bytes in xmm1/m128 with truncation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 20 / r VPMOVUSWB xmm1/m128 [k1][z], ymm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Converts 16 packed unsigned word integers from ymm2 into 16 packed unsigned bytes in xmm1/m128 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.F3.0F38.W0 10 / r VPMOVUSWB xmm1/m128 [k1][z], ymm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Converts 16 packed unsigned word integers from ymm2 into 16 packed unsigned bytes in xmm1/m128 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 30 / r VPMOVWB ymm1/m256 [k1][z], zmm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Converts 32 packed word integers from zmm2 into 32 packed bytes in ymm1/m256 with truncation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 20 / r VPMOVUSWB ymm1/m256 [k1][z], zmm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Converts 32 packed unsigned word integers from zmm2 into 32 packed unsigned bytes in ymm1/m256 using unsigned saturation under writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.F3.0F38.W0 10 / r VPMOVUSWB ymm1/m256 [k1][z], zmm2</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Converts 32 packed unsigned word integers from zmm2 into 32 packed unsigned bytes in ymm1/m256 using unsigned saturation under writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>HVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

VPMOVWB down converts 16-bit integers into packed bytes using truncation. VPMOVSWB converts signed 16-bit integers into packed signed bytes using signed saturation. VPMOVUSWB convert unsigned word values into unsigned byte values using unsigned saturation.

The source operand is a ZMM/YMM/XMM register. The destination operand is a YMM/XMM/XMM register or a 256/128/64-bit memory location.

Down-converted byte elements are written to the destination operand (the first operand) from the least-significant byte. Byte elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:256/128/64) of the register destination are zeroed.
Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VPMOVWB instruction (EVEX encoded versions) when dest is a register**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
i ← j * 8
m ← j * 16
IF k1[j] OR *no writemask*
THEN DEST[i+7:i] ← TruncateWordToByte (SRC[m+15:m])
ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+7:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+7:i] = 0
    FI
FI;
ENDFOR

DEST[MAX_VL-1:VL/2] ← 0;

**VPMOVWB instruction (EVEX encoded versions) when dest is memory**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
i ← j * 8
m ← j * 16
IF k1[j] OR *no writemask*
THEN DEST[i+7:i] ← TruncateWordToByte (SRC[m+15:m])
ELSE
    *DEST[i+7:i] remains unchanged* ; merging-masking
FI;
ENDFOR

**VPMOVSWB instruction (EVEX encoded versions) when dest is a register**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
i ← j * 8
m ← j * 16
IF k1[j] OR *no writemask*
THEN DEST[i+7:i] ← SaturateSignedWordToByte (SRC[m+15:m])
ELSE
    IF *merging-masking* ; merging-masking
    THEN *DEST[i+7:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+7:i] = 0
    FI
FI;
ENDFOR

DEST[MAX_VL-1:VL/2] ← 0;

**Ref. # 319433-023**
VPMOVSWB instruction (EVEX encoded versions) when dest is memory

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

FOR \(j \leftarrow 0 \) TO \(KL-1\)
\(i \leftarrow j \times 8\)
\(m \leftarrow j \times 16\)
IF \(k1[j] \) OR \(*no writemask*\)
THEN \(\text{DEST}[i+7:i] \leftarrow \text{SaturateSignedWordToByte}\ (\text{SRC}[m+15:m])\)
ELSE
\(*\text{DEST}[i+7:i] \) remains unchanged\) ; merging-masking
FI;
ENDFOR

VPMOVUSWB instruction (EVEX encoded versions) when dest is a register

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

FOR \(j \leftarrow 0 \) TO \(KL-1\)
\(i \leftarrow j \times 8\)
\(m \leftarrow j \times 16\)
IF \(k1[j] \) OR \(*no writemask*\)
THEN \(\text{DEST}[i+7:i] \leftarrow \text{SaturateUnsignedWordToByte}\ (\text{SRC}[m+15:m])\)
ELSE
IF \(*\text{merging-masking*}\) ; merging-masking
THEN \(*\text{DEST}[i+7:i] \) remains unchanged\) ; merging-masking
ELSE \(*\text{zeroing-masking*}\) ; zeroing-masking
\(\text{DEST}[i+7:i] = 0\)
FI
FI;
ENDFOR

\(\text{DEST}[\text{MAX}\_\text{VL}\_1:\text{VL}/2] \leftarrow 0;\)

VPMOVSWB instruction (EVEX encoded versions) when dest is memory

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

FOR \(j \leftarrow 0 \) TO \(KL-1\)
\(i \leftarrow j \times 8\)
\(m \leftarrow j \times 16\)
IF \(k1[j] \) OR \(*no writemask*\)
THEN \(\text{DEST}[i+7:i] \leftarrow \text{SaturateUnsignedWordToByte}\ (\text{SRC}[m+15:m])\)
ELSE
\(*\text{DEST}[i+7:i] \) remains unchanged\) ; merging-masking
FI;
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalents

\text{VPMOVUSWB \_m256\_mm512\_cvтusepi16\_epl8(\_m512\_a)};
\text{VPMOVUSWB \_m256\_mm512\_mask\_cvтusepi16\_epl8(\_m512\_a, \_mmask32 \_m512\_b)};
\text{VPMOVUSWB \_m256\_mm512\_maskz\_cvтusepi16\_epl8(\_mmask32 \_m512\_b)};
\text{VPMOVUSWB \_mm512\_mask\_cvтusepi16\_storeu\_epl8(\_m512\_a, \_mmask32 \_m512\_b)};
\text{VPMOVUSWB \_mm512\_maskz\_cvтusepi16\_storeu\_epl8(\_mmask32 \_m512\_b)};
\text{VPMOVUSWB \_m256\_mm512\_cvтepi16\_epl8(\_m512\_a)};
\text{VPMOVUSWB \_m256\_mm512\_mask\_cvтepi16\_epl8(\_m512\_a, \_mmask32 \_m512\_b)};
\text{VPMOVUSWB \_m256\_mm512\_maskz\_cvтepi16\_epl8(\_mmask32 \_m512\_b)};
\text{VPMOVUSWB \_mm512\_mask\_cvтepi16\_storeu\_epl8(\_m512\_a, \_mmask32 \_m512\_b)};
\text{VPMOVUSWB \_m256\_mm512\_cvтepi16\_epl8(\_m512\_a)};
\text{VPMOVUSWB \_mm512\_mask\_cvтepi16\_storeu\_epl8(\_m512\_a, \_mmask32 \_m512\_b)};
VPMOVUSWB __m128i _mm256_cvtepi16_epi8(__m256i a);
VPMOVUSWB __m128i _mm256_mask_cvtepi16_epi8(__m128i a, __mmask16 k, __m256i b);
VPMOVUSWB __m128i _mm256_maskz_cvtepi16_epi8(__mmask16 k, __m256i b);
VPMOVUSWB void _mm256_mask_cvtepi16_storeu_epi8(void *, __mmask16 k, __m256i b);
VPMOVUSWB __m128i _mm256_cvtepi16_epi8(__m128i a);
VPMOVUSWB __m128i _mm_mask_cvtepi16_epi8(__m128i a, __mmask8 k, __m128i b);
VPMOVUSWB __m128i _mm_maskz_cvtepi16_epi8(__mmask8 k, __m128i b);
VPMOVUSWB void _mm_mask_cvtepi16_storeu_epi8(void *, __mmask8 k, __m128i b);
VPMOVUSWB __m128i _mm256_cvtepi16_epi8(__m256i a);
VPMOVUSWB __m128i _mm256_mask_cvtepi16_epi8(__m128i a, __mmask16 k, __m256i b);
VPMOVUSWB __m128i _mm256_maskz_cvtepi16_epi8(__mmask16 k, __m256i b);
VPMOVUSWB void _mm256_mask_cvtepi16_storeu_epi8(void *, __mmask16 k, __m256i b);
VPMOVUSWB __m128i _mm_cvtepi16_epi8(__m128i a);
VPMOVUSWB __m128i _mm_mask_cvtepi16_epi8(__m128i a, __mmask8 k, __m128i b);
VPMOVUSWB __m128i _mm_maskz_cvtepi16_epi8(__mmask8 k, __m128i b);
VPMOVUSWB void _mm_mask_cvtepi16_storeu_epi8(void *, __mmask8 k, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E6NF

#UD If EVEX.vvvv != 1111B.
### PMOVSX—Packed Move with Sign Extend

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0f 38 20 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVSBW xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 21 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVSBGD xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 22 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Sign extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVSBQD xmm1, xmm2/m16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 23 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVSBWD xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 24 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Sign extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVSBQW xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 25 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Sign extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVSBXDQ xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 20 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVSBW xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 21 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVSXD xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 22 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Sign extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVSBQD xmm1, xmm2/m16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 23 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVSBWD xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 24 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Sign extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVSBQW xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 25 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Sign extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVSBXDQ xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 20 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Sign extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1.</td>
</tr>
<tr>
<td>VPMOVSBW ymm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 21 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1.</td>
</tr>
<tr>
<td>VPMOVSBXDQ ymm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 22 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1.</td>
</tr>
<tr>
<td>VPMOVSBQD ymm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 23 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Sign extend 8 packed 16-bit integers in the low 16 bytes of xmm2/m128 to 8 packed 32-bit integers in ymm1.</td>
</tr>
<tr>
<td>Opcode/Instruction</td>
<td>Op / En</td>
<td>64/32 bit Mode Support</td>
<td>CPUID Feature Flag</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>---------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 24 /r VPMOVSXWQ ymm1, xmm2/m64</td>
<td>RM V/V</td>
<td></td>
<td>AVX2</td>
<td>Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in ymm1.</td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 25 /r VPMOVSXDQ ymm1, xmm2/m128</td>
<td>RM V/V</td>
<td></td>
<td>AVX2</td>
<td>Sign extend 4 packed 32-bit integers in the low 16 bytes of xmm2/m128 to 4 packed 64-bit integers in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 20 /r VPMOVSXBW xmm1 {k1}[z], xmm2/m64</td>
<td>HVM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sign extend 8 packed 8-bit integers in xmm2/m64 to 8 packed 16-bit integers in zmm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 20 /r VPMOVSXBW ymm1 {k1}[z], xmm2/m128</td>
<td>HVM V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Sign extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 20 /r VPMOVSXBW zmm1 {k1}[z], ymm2/m256</td>
<td>HVM V/V</td>
<td></td>
<td>AVX512Bw</td>
<td>Sign extend 32 packed 8-bit integers in ymm2/m256 to 32 packed 16-bit integers in zmm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 21 /r VPMOVSXBD xmm1 {k1}[z], xmm2/m32</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 21 /r VPMOVSXBD ymm1 {k1}[z], xmm2/m128</td>
<td>QVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 21 /r VPMOVSXBD zmm1 {k1}[z], ymm2/m256</td>
<td>QVM V/V</td>
<td></td>
<td>AVX512F</td>
<td>Sign extend 16 packed 8-bit integers in the low 16 bytes of xmm2/m128 to 16 packed 32-bit integers in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 22 /r VPMOVSXBDQ xmm1 {k1}[z], xmm2/m16</td>
<td>OVM V/V</td>
<td></td>
<td>AVX512VL AVX512F</td>
<td>Sign extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 22 /r VPMOVSXBDQ ymm1 {k1}[z], xmm2/m32</td>
<td>OVM V/V</td>
<td></td>
<td>AVX512VL AVX512F</td>
<td>Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 22 /r VPMOVSXBDQ zmm1 {k1}[z], xmm2/m64</td>
<td>OVM V/V</td>
<td></td>
<td>AVX512F</td>
<td>Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 64-bit integers in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 23 /r VPMOVSXWD xmm1 {k1}[z], xmm2/m64</td>
<td>HVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Sign extend 4 packed 16-bit integers in the low 8 bytes of ymm2/mem to 4 packed 32-bit integers in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 23 /r VPMOVSXWD ymm1 {k1}[z], xmm2/m128</td>
<td>HVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Sign extend 8 packed 16-bit integers in the low 16 bytes of ymm2/m128 to 8 packed 32-bit integers in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>
**Description**

Legacy and VEX encoded versions: Packed byte, word, or dword integers in the low bytes of the source operand (second operand) are sign extended to word, dword, or quadword integers and stored in packed signed bytes the destination operand.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 and EVEX.128 encoded versions: Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 and EVEX.256 encoded versions: Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX encoded versions: Packed byte, word or dword integers starting from the low bytes of the source operand (second operand) are sign extended to word, dword or quadword integers and stored to the destination operand under the writemask. The destination register is XMM, YMM or ZMM Register.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
Operation

**Packed_Sign_Extend_BYTE_to_WORD(DEST, SRC)**

- \( \text{DEST}[15:0] \leftarrow \text{SignExtend}(\text{SRC}[7:0]) \)
- \( \text{DEST}[31:16] \leftarrow \text{SignExtend}(\text{SRC}[15:8]) \)
- \( \text{DEST}[47:32] \leftarrow \text{SignExtend}(\text{SRC}[23:16]) \)
- \( \text{DEST}[63:48] \leftarrow \text{SignExtend}(\text{SRC}[31:24]) \)
- \( \text{DEST}[79:64] \leftarrow \text{SignExtend}(\text{SRC}[39:32]) \)
- \( \text{DEST}[95:80] \leftarrow \text{SignExtend}(\text{SRC}[47:40]) \)
- \( \text{DEST}[111:96] \leftarrow \text{SignExtend}(\text{SRC}[55:48]) \)
- \( \text{DEST}[127:112] \leftarrow \text{SignExtend}(\text{SRC}[63:56]) \)

**Packed_Sign_Extend_BYTE_to_DWORD(DEST, SRC)**

- \( \text{DEST}[31:0] \leftarrow \text{SignExtend}(\text{SRC}[7:0]) \)
- \( \text{DEST}[63:32] \leftarrow \text{SignExtend}(\text{SRC}[15:8]) \)
- \( \text{DEST}[95:64] \leftarrow \text{SignExtend}(\text{SRC}[23:16]) \)
- \( \text{DEST}[127:96] \leftarrow \text{SignExtend}(\text{SRC}[31:24]) \)

**Packed_Sign_Extend_BYTE_to_QWORD(DEST, SRC)**

- \( \text{DEST}[63:0] \leftarrow \text{SignExtend}(\text{SRC}[7:0]) \)
- \( \text{DEST}[127:64] \leftarrow \text{SignExtend}(\text{SRC}[15:8]) \)

**Packed_Sign_Extend_WORD_to_DWORD(DEST, SRC)**

- \( \text{DEST}[31:0] \leftarrow \text{SignExtend}(\text{SRC}[15:0]) \)
- \( \text{DEST}[63:32] \leftarrow \text{SignExtend}(\text{SRC}[31:16]) \)
- \( \text{DEST}[95:64] \leftarrow \text{SignExtend}(\text{SRC}[47:32]) \)
- \( \text{DEST}[127:96] \leftarrow \text{SignExtend}(\text{SRC}[63:48]) \)

**Packed_Sign_Extend_WORD_to_QWORD(DEST, SRC)**

- \( \text{DEST}[63:0] \leftarrow \text{SignExtend}(\text{SRC}[15:0]) \)
- \( \text{DEST}[127:64] \leftarrow \text{SignExtend}(\text{SRC}[31:16]) \)

**Packed_Sign_Extend_DWORD_to_QWORD(DEST, SRC)**

- \( \text{DEST}[63:0] \leftarrow \text{SignExtend}(\text{SRC}[31:0]) \)
- \( \text{DEST}[127:64] \leftarrow \text{SignExtend}(\text{SRC}[63:32]) \)

**VPMOVXSXbW (EVEX encoded versions)**

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

**Packed_Sign_Extend_BYTE_to_WORD(TMP_DEST[127:0], SRC[63:0])**

IF \( VL \geq 256 \)

**Packed_Sign_Extend_BYTE_to_WORD(TMP_DEST[255:128], SRC[127:64])**

FI;

IF \( VL \geq 512 \)

**Packed_Sign_Extend_BYTE_to_WORD(TMP_DEST[383:256], SRC[191:128])**

**Packed_Sign_Extend_BYTE_to_WORD(TMP_DEST[511:384], SRC[255:192])**

FI;

FOR \( j \leftarrow 0 \) TO \( KL-1 \)

\( i \leftarrow j \times 16 \)

IF \( k1[j] \) OR \( *\text{no writemask}*\)

**THEN** \( \text{DEST}[i+15:i] \leftarrow \text{TEMP\_DEST}[i+15:i] \)

**ELSE**

**IF** \( *\text{merging-masking}*\)

**THEN** \( *\text{DEST}[i+15:i] \text{ remains unchanged}*\)

**ELSE** \( *\text{zeroing-masking}*\)

\( \text{DEST}[i+15:i] \leftarrow 0 \)
**INSTRUCTION SET REFERENCE, A-Z**

**FI**  
ENDFOR  
DEST[MAX_VL-1:VL] ← 0  

**VPMOVXSXB (EVEX encoded versions)**  
(KL, VL) = (4, 128), (8, 256), (16, 512)  
Packed_Sign_Extend_BYTE_toDWORD(TMP_DEST[127:0], SRC[31:0])  
IF VL ≥ 256  
   Packed_Sign_Extend_BYTE_toDWORD(TMP_DEST[255:128], SRC[63:32])  
   FI;  
IF VL ≥ 512  
   Packed_Sign_Extend_BYTE_toDWORD(TMP_DEST[383:256], SRC[95:64])  
   Packed_Sign_Extend_BYTE_toDWORD(TMP_DEST[511:384], SRC[127:96])  
   FI;  
FOR j ← 0 TO KL-1  
   i ← j * 32  
   IF k1[j] OR *no writemask*  
      THEN DEST[i+31:i] ← TEMP_DEST[i+31:i]  
      ELSE  
      IF *merging-masking* ; merging-masking  
         THEN *DEST[i+31:i] remains unchanged*  
         ELSE *zeroing-masking* ; zeroing-masking  
         DEST[i+31:i] ← 0  
      FI  
   FI;  
ENDFOR  
DEST[MAX_VL-1:VL] ← 0  

**VPMOVXSXBQ (EVEX encoded versions)**  
(KL, VL) = (2, 128), (4, 256), (8, 512)  
Packed_Sign_Extend_BYTE_toQWORD(TMP_DEST[127:0], SRC[15:0])  
IF VL ≥ 256  
   Packed_Sign_Extend_BYTE_toQWORD(TMP_DEST[255:128], SRC[31:16])  
   FI;  
IF VL ≥ 512  
   Packed_Sign_Extend_BYTE_toQWORD(TMP_DEST[383:256], SRC[47:32])  
   Packed_Sign_Extend_BYTE_toQWORD(TMP_DEST[511:384], SRC[63:48])  
   FI;  
FOR j ← 0 TO KL-1  
   i ← j * 64  
   IF k1[j] OR *no writemask*  
      THEN DEST[i+63:i] ← TEMP_DEST[i+63:i]  
      ELSE  
      IF *merging-masking* ; merging-masking  
         THEN *DEST[i+63:i] remains unchanged*  
         ELSE *zeroing-masking* ; zeroing-masking  
         DEST[i+63:i] ← 0  
      FI  
   FI;  
ENDFOR  
DEST[MAX_VL-1:VL] ← 0
VPMOVSXW (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
Packed_Sign_Extend_READ to WORD(TMP_DEST[127:0], SRC[63:0])
IF VL >= 256
   Packed_Sign_Extend_READ to WORD(TMP_DEST[255:128], SRC[127:64])
Fi;
IF VL >= 512
   Packed_Sign_Extend_READ to WORD(TMP_DEST[383:256], SRC[191:128])
   Packed_Sign_Extend_READ to WORD(TMP_DEST[511:384], SRC[256:192])
Fi;
FOR j ← 0 TO KL-1
   i ← j * 32
   IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← TEMP_DEST[i+31:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+31:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+31:i] ← 0
   Fi
Fi;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVXSWQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
Packed_Sign_Extend_READ to QWORD(TMP_DEST[127:0], SRC[31:0])
IF VL >= 256
   Packed_Sign_Extend_READ to QWORD(TMP_DEST[255:128], SRC[63:32])
Fi;
IF VL >= 512
   Packed_Sign_Extend_READ to QWORD(TMP_DEST[383:256], SRC[95:64])
   Packed_Sign_Extend_READ to QWORD(TMP_DEST[511:384], SRC[127:96])
Fi;
FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask*
      THEN DEST[i+63:i] ← TEMP_DEST[i+63:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+63:i] ← 0
   Fi
Fi;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
INSTRUCTION SET REFERENCE, A-Z

VPMOVSDQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
Packed_Sign_Extend_DWORD_to_QWORD(TEMP_DEST[127:0], SRC[63:0])
IF VL >= 256
    Packed_Sign_Extend_DWORD_to_QWORD(TEMP_DEST[255:128], SRC[127:64])
FI;
IF VL >= 512
    Packed_Sign_Extend_DWORD_to_QWORD(TEMP_DEST[383:256], SRC[191:128])
    Packed_Sign_Extend_DWORD_to_QWORD(TEMP_DEST[511:384], SRC[255:192])
FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TEMP_DEST[i+63:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+63:i] ← 0
            FI
        FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVVSXBw (VEX.256 encoded version)
Packed_Sign_Extend_BYTE_to_WORD(DEST[127:0], SRC[63:0])
Packed_Sign_Extend_BYTE_to_WORD(DEST[255:128], SRC[127:64])
DEST[MAX_VL-1:256] ← 0

VPMOVVSXBD (VEX.256 encoded version)
Packed_Sign_Extend BYTE_to_DWORD(DEST[127:0], SRC[31:0])
Packed_Sign_Extend BYTE_to_DWORD(DEST[255:128], SRC[63:32])
DEST[MAX_VL-1:256] ← 0

VPMOVVSXBQ (VEX.256 encoded version)
Packed_Sign_Extend_BYTE_to_QWORD(DEST[127:0], SRC[15:0])
Packed_Sign_ExtendBYTE_to_QWORD(DEST[255:128], SRC[31:16])
DEST[MAX_VL-1:256] ← 0

VPMOVVSXWD (VEX.256 encoded version)
Packed_Sign_Extend_WORD_to_DWORD(DEST[127:0], SRC[63:0])
Packed_Sign_Extend_WORD_to_DWORD(DEST[255:128], SRC[127:64])
DEST[MAX_VL-1:256] ← 0

VPMOVVSXWQ (VEX.256 encoded version)
Packed_Sign_Extend_WORD_to_QWORD(DEST[127:0], SRC[31:0])
Packed_Sign_Extend_WORD_to_QWORD(DEST[255:128], SRC[63:32])
DEST[MAX_VL-1:256] ← 0

VPMOVSDQ (VEX.256 encoded version)
Packed_Sign_Extend_DWORD_to_QWORD(DEST[127:0], SRC[63:0])
Packed_Sign_Extend_DWORD_to_QWORD(DEST[255:128], SRC[127:64])
DEST[MAX_VL-1:256] ← 0

Ref. # 319433-023 5-711
VPMOVSXBW (VEX.128 encoded version)
Packed_Sign_Extend_BYTE_to_WORD(DEST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] ← 0

VPMOVSXBD (VEX.128 encoded version)
Packed_Sign_Extend_BYTE_to_DWORD(DEST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] ← 0

VPMOVSXBQ (VEX.128 encoded version)
Packed_Sign_Extend_BYTE_to_QWORD(DEST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] ← 0

VPMOVSXWD (VEX.128 encoded version)
Packed_Sign_Extend_WORD_to_DWORD(DEST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] ← 0

VPMOVSXWQ (VEX.128 encoded version)
Packed_Sign_Extend_WORD_to_QWORD(DEST[127:0], SRC[127:0])
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPMOVSXBW __m512i _mm512_cvtepi8_epi16(__m512i a);
VPMOVSXBD __m512i _mm512_mask_cvtepi8_epi16(__m512i a, __mmask32 k, __m512i b);
VPMOVSXBQ __m512i _mm512_maskz_cvtepi8_epi16( __mmask32 k, __m512i b);
VPMOVSXWD __m512i __mm512_maskz_cvtepi8_epi32(__m512i a);
VPMOVSXWQ __m512i __mm512_maskz_cvtepi8_epi32(__m512i a, __mmask16 k, __m512i b);
VPMOVSXBD __m512i_mm512_maskz_cvtepi8_epi32(__mmask16 k, __m512i b);
VPMOVSXBD__m512i_mm512_cvtepi8_epi64(__m512i a);
VPMOVSXBD__m512i_mm512_mask_cvtepi8_epi64(__m512i a, __mmask8 k, __m512i b);
VPMOVSXBD__m512i_mm512_maskz_cvtepi8_epi64(__mmask8 k, __m512i a);
VPMOVSXBD__m512i_mm512_mask_cvtepi32_epi64(__m512i a);
VPMOVSXBD__m512i_mm512_maskz_cvtepi32_epi64(__mmask8 k, __m512i a);
VPMOVSXBD__m512i_mm512_maskz_cvtepi16_epi32(__mmask16 k, __m512i a);
VPMOVSXBD__m512i_mm512_maskz_cvtepi16_epi64(__mmask16 k, __m512i a);
VPMOVSXBD__m512i_mm512_maskz_cvtepi16_epi64(__mmask8 k, __m512i a);
VPMOVSXBD__m512i_mm512_maskz_cvtepi16_epi64(__mmask16 k, __m512i a);
VPMOVSXBD__m512i_mm512_maskz_cvtepi16_epi64(__mmask8 k, __m512i a);
VPMOVSXBD__m512i_mm512_maskz_cvtepi16_epi64(__mmask16 k, __m512i a);

SIMD Floating-Point Exceptions
None

Ref. # 319433-023
**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 5.
EVEX-encoded instruction, see Exceptions Type E5.

#UD  If VEX.vvvv ≠ 1111B, or EVEX.vvvv ≠ 1111B.
### PMOVZX—Packed Move with Zero Extend

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0f 38 30 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVZX8Bw xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 31 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVZXBD xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 32 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVZXBD xmm1, xmm2/m16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 33 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVZXWd xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 34 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVZXWq xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0f 38 35 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>PMOVZXdQ xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**VEX.128.66.0F38.WIG 30 /r**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPMOVZXBW xmm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.</td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 31 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVZXBD xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 32 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVZXWd xmm1, xmm2/m16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 33 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVZXWQ xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F38.WIG 34 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVZXdQ xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F 38.WIG 35 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.</td>
</tr>
<tr>
<td>VPMOVZXdQ xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 30 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Zero extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1.</td>
</tr>
<tr>
<td>VPMOVZXBw ymm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 31 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1.</td>
</tr>
<tr>
<td>VPMOVZXBD ymm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 32 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1.</td>
</tr>
<tr>
<td>VPMOVZXBQ ymm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 33 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Zero extend 8 packed 16-bit integers xmm2/m128 to 8 packed 32-bit integers in ymm1.</td>
</tr>
<tr>
<td>VPMOVZXWd ymm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Opcode/Instruction</td>
<td>Op / En</td>
<td>64/32 bit Mode Support</td>
<td>CPUID Feature Flag</td>
<td>Description</td>
</tr>
<tr>
<td>--------------------</td>
<td>---------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 34 /r VPMOVZXWQ ymm1, xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in ymm1.</td>
</tr>
<tr>
<td>VEX.256.66.0F38.WIG 35 /r VPMOVZXWDQ ymm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Zero extend 4 packed 32-bit integers in xmm2/m128 to 4 packed 64-bit integers in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38 30.WIG /r VPMOVZXBW xmm1 [k1][z], xmm2/m64</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 30 /r VPMOVZXBW ymm1 [k1][z], xmm2/m128</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Zero extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 30 /r VPMOVZXBW zmm1 [k1][z], ymm2/m256</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Zero extend 32 packed 8-bit integers in ymm2/m256 to 32 packed 16-bit integers in zmm1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 31 /r VPMOVZXBD xmm1 [k1][z], xmm2/m32</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 31 /r VPMOVZXBD ymm1 [k1][z], xmm2/m64</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 31 /r VPMOVZXBD zmm1 [k1][z], xmm2/m128</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Zero extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 32-bit integers in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 32 /r VPMOVZXBDQ xmm1 [k1][z], xmm2/m16</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 32 /r VPMOVZXBDQ ymm1 [k1][z], xmm2/m32</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 32 /r VPMOVZXBDQ zmm1 [k1][z], xmm2/m64</td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 64-bit integers in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 33 /r VPMOVZXWD xmm1 [k1][z], xmm2/m64</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.WIG 33 /r VPMOVZXWD ymm1 [k1][z], xmm2/m128</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 8 packed 16-bit integers in xmm2/m128 to 8 packed 64-bit integers in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 33 /r VPMOVZXWD zmm1 [k1][z], ymm2/m256</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Zero extend 16 packed 16-bit integers in ymm2/m256 to 16 packed 64-bit integers in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.WIG 34 /r VPMOVZXWQ xmm1 [k1][z], xmm2/m32</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, A-Z

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.256.66.0F38.WIG 34 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVZXwQ ymm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.WIG 34 /r</td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Zero extend 8 packed 16-bit integers in xmm2/m128 to 8 packed 64-bit integers in zmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>VPMOVZXwQ zmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 35 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMOVZXQ xmm1 [k1][z], xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 35 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Zero extend 4 packed 32-bit integers in xmm2/m128 to 4 packed 64-bit integers in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMOVZXQ zmm1 [k1][z], xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 35 /r</td>
<td>HVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Zero extend 8 packed 32-bit integers in ymm2/m256 to 8 packed 64-bit integers in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPMOVZXQ ymm1 [k1][z], ymm2/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description

Legacy, VEX and EVEX encoded versions: Packed byte, word, or dword integers starting from the low bytes of the source operand (second operand) are zero extended to word, dword, or quadword integers and stored in packed signed bytes the destination operand.

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX encoded versions: Packed dword integers starting from the low bytes of the source operand (second operand) are zero extended to quadword integers and stored to the destination operand under the writemask. The destination register is XMM, YMM or ZMM Register.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

Operation

Packed_Zero_Extend_BYTE_to_WORD(DEST, SRC)

DEST[15:0] ←ZeroExtend(SRC[7:0]);
DEST[31:16] ←ZeroExtend(SRC[15:8]);
DEST[63:48] ←ZeroExtend(SRC[31:24]);
DEST[79:64] ←ZeroExtend(SRC[39:32]);
DEST[95:80] ←ZeroExtend(SRC[47:40]);
DEST[111:96] ←ZeroExtend(SRC[55:48]);
DEST[127:112] ←ZeroExtend(SRC[63:56]);

Packed_Zero_Extend_BYTE_toDWORD(DEST, SRC)

DEST[31:0] ←ZeroExtend(SRC[7:0]);
INSTRUCTION SET REFERENCE, A-Z

DEST[63:32] ← ZeroExtend(SRC[15:8]);
DEST[95:64] ← ZeroExtend(SRC[23:16]);
DEST[127:96] ← ZeroExtend(SRC[31:24]);

Packed_Zero_Extend_BYTE_to_QWORD(DEST, SRC)
DEST[63:0] ← ZeroExtend(SRC[7:0]);
DEST[127:64] ← ZeroExtend(SRC[15:8]);

Packed_Zero_Extend_WORD_to_DWORD(DEST, SRC)
DEST[31:0] ← ZeroExtend(SRC[15:0]);
DEST[63:32] ← ZeroExtend(SRC[31:16]);

Packed_Zero_Extend_WORD_to_QWORD(DEST, SRC)
DEST[63:0] ← ZeroExtend(SRC[15:0]);
DEST[127:64] ← ZeroExtend(SRC[31:16]);

Packed_Zero_Extend_DWORD_to_QWORD(DEST, SRC)
DEST[63:0] ← ZeroExtend(SRC[31:0]);
DEST[127:64] ← ZeroExtend(SRC[63:32]);

VPMOVZXBW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
Packed_Zero_Extend_BYTE_to_WORD(TMP_DEST[127:0], SRC[63:0])
IF VL >= 256
   Packed_Zero_Extend_BYTE_to_WORD(TMP_DEST[255:128], SRC[127:64])
FI;
IF VL >= 512
   Packed_Zero_Extend_BYTE_to_WORD(TMP_DEST[383:256], SRC[191:128])
   Packed_Zero_Extend_BYTE_to_WORD(TMP_DEST[511:384], SRC[255:192])
FI;
FOR j ← 0 TO KL-1
   i ← j * 16
   IF k1[i] OR *no writemask*
      THEN DEST[i+15:i] ← TEMP_DEST[i+15:i]
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
         ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+15:i] ← 0
      FI
   FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVZXBD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
Packed_Zero_Extend_BYTE_to_DWORD(TMP_DEST[127:0], SRC[31:0])
IF VL >= 256
   Packed_Zero_Extend_BYTE_to_DWORD(TMP_DEST[255:128], SRC[63:32])
FI;
IF VL >= 512
   Packed_Zero_Extend_BYTE_to_DWORD(TMP_DEST[383:256], SRC[95:64])
Packed_Zero_Extend_BYTE_to_DWORD(TMP_DEST[511:384], SRC[127:96])
FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← TEMP_DEST[i+31:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+31:i] ← 0
    FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVZXBQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
Packed_Zero_Extend_BYTE_to_QWORD(TMP_DEST[127:0], SRC[15:0])
IF VL ≥ 256
    Packed_Zero_Extend_BYTE_to_QWORD(TMP_DEST[255:128], SRC[31:16])
FI;
IF VL ≥ 512
    Packed_Zero_Extend_BYTE_to_QWORD(TMP_DEST[383:256], SRC[47:32])
Packed_Zero_ExtendBYTE_to_QWORD(TMP_DEST[511:384], SRC[63:48])
FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] ← TEMP_DEST[i+63:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+63:i] ← 0
    FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMOVZXWD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
Packed_Zero_Extend_WORD_to_DWORD(TMP_DEST[127:0], SRC[63:0])
IF VL >= 256
    Packed_Zero_Extend_WORD_to_DWORD(TMP_DEST[255:128], SRC[127:64])
FI;
IF VL >= 512
    Packed_Zero_Extend_WORD_to_DWORD(TMP_DEST[383:256], SRC[191:128])
Packed_Zero_ExtendWORD_to_DWORD(TMP_DEST[511:384], SRC[256:192])
FI;
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← TEMP_DEST[i+31:i]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:j] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+31:j] = 0
    FI
ENDIF;
ENDFOR
DEST[MAX_VL-1:VL] = 0

VPMOVZXWQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
Packed_Zero_Extend_WORD_to_QWORD(TMP_DEST[127:0], SRC[31:0])
IF VL >= 256
    Packed_Zero_Extend_WORD_to_QWORD(TMP_DEST[255:128], SRC[63:32])
FI;
IF VL >= 512
    Packed_Zero_Extend_WORD_to_QWORD(TMP_DEST[383:256], SRC[95:64])
    Packed_Zero_Extend_WORD_to_QWORD(TMP_DEST[511:384], SRC[127:96])
FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:j] ← TEMP_DEST[i+63:j]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:j] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+63:j] = 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] = 0

VPMOVZXQD (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
Packed_Zero_Extend_DWORD_to_QWORD(TEMP_DEST[127:0], SRC[63:0])
IF VL >= 256
    Packed_Zero_Extend_DWORD_to_QWORD(TEMP_DEST[255:128], SRC[127:64])
FI;
IF VL >= 512
    Packed_Zero_Extend_DWORD_to_QWORD(TEMP_DEST[383:256], SRC[191:128])
    Packed_Zero_Extend_DWORD_to_QWORD(TEMP_DEST[511:384], SRC[255:192])
FI;
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:j] ← TEMP_DEST[i+63:j]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:j] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+63:j] = 0
        FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VPMOVZXBw (VEX.256 encoded version)**
Packed_Zero_Extend_BYTE_to_WORD(DEST[127:0], SRC[63:0])
Packed_Zero_Extend_BYTE_to_WORD(DEST[255:128], SRC[127:64])
DEST[MAX_VL-1:256] ← 0

**VPMOVZXBD (VEX.256 encoded version)**
Packed_Zero_Extend_BYTE_to_DWORD(DEST[127:0], SRC[31:0])
Packed_Zero_Extend_BYTE_to_DWORD(DEST[255:128], SRC[127:64])
DEST[MAX_VL-1:256] ← 0

**VPMOVZXQB (VEX.256 encoded version)**
Packed_Zero_Extend_BYTE_to_QWORD(DEST[127:0], SRC[15:0])
Packed.Zero_Extend_BYTE_to_QWORD(DEST[255:128], SRC[31:16])
DEST[MAX_VL-1:256] ← 0

**VPMOVZXWD (VEX.256 encoded version)**
Packed_Zero_Extend_WORD_to_DWORD(DEST[127:0], SRC[63:0])
Packed_Zero_Extend_WORD_to_DWORD(DEST[255:128], SRC[127:64])
DEST[MAX_VL-1:256] ← 0

**VPMOVZXWQ (VEX.256 encoded version)**
Packed_Zero_Extend_WORD_to_QWORD(DEST[127:0], SRC[31:0])
Packed_Zero_Extend_WORD_to_QWORD(DEST[255:128], SRC[63:32])
DEST[MAX_VL-1:256] ← 0

**VPMOVZXDQ (VEX.256 encoded version)**
Packed_Zero_Extend_DWORD_to_QWORD(DEST[127:0], SRC[63:0])
Packed_Zero_Extend_DWORD_to_QWORD(DEST[255:128], SRC[127:64])
DEST[MAX_VL-1:256] ← 0

**VPMOVZXBw (VEX.128 encoded version)**
Packed_Zero_Extend_BYTE_to_WORD()
DEST[MAX_VL-1:128] ← 0

**VPMOVZXBD (VEX.128 encoded version)**
Packed_Zero_Extend_BYTE_to_DWORD()
DEST[MAX_VL-1:128] ← 0

**VPMOVZXQB (VEX.128 encoded version)**
Packed_Zero_Extend_BYTE_to_QWORD()
DEST[MAX_VL-1:128] ← 0

**VPMOVZXWD (VEX.128 encoded version)**
Packed_Zero_Extend_WORD_to_DWORD()
DEST[MAX_VL-1:128] ← 0

**VPMOVZXWQ (VEX.128 encoded version)**
Packed_Zero_Extend_WORD_to_QWORD()
DEST[MAX_VL-1:128] ← 0
INSTRUCTION SET REFERENCE, A-Z

VPMOVZXDQ (VEX.128 encoded version)
Packed_Zero_Extend_DWORD_to_QWORD()
DEST[MAX_VL-1:128] ← 0

PMOVZXBw
Packed_Zero_Extend_BYTE_to_WORD()
DEST[MAX_VL-1:128] (Unmodified)

PMOVZXBD
Packed_Zero_Extend_BYTE_to_DWORD()
DEST[MAX_VL-1:128] (Unmodified)

PMOVZXBQ
Packed_Zero_Extend_BYTE_to_QWORD()
DEST[MAX_VL-1:128] (Unmodified)

PMOVZxWD
Packed_Zero_Extend_WORD_to_DWORD()
DEST[MAX_VL-1:128] (Unmodified)

PMOVZxWQ
Packed_Zero_Extend_WORD_to_QWORD()
DEST[MAX_VL-1:128] (Unmodified)

PMOVZXDQ
Packed_Zero_Extend_DWORD_to_QWORD()
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VPMOVX BWw __m512i _mm512_cvtepu8_epi16(__m256i a);
VPMOVX BWw __m512i _mm512_mask_cvtepu8_epi16(__m512i a, __mmask32 k, __m256i b);
VPMOVX BD __m512i _mm512_maskz_cvtepu8_epi16(__mmask32 k, __m256i b);
VPMOVX BD __m512i _mm512_cvtepu8_epi32(__m128i a);
VPMOVX BD __m512i _mm512_mask_cvtepu8_epi32(__m128i a, __mmask16 k, __m128i b);
VPMOVX BD __m512i _mm512_maskz_cvtepu8_epi32(__mmask16 k, __m128i b);
VPMOVX BQ __m512i _mm512_cvtepu8_epi64(__m128i a);
VPMOVX BQ __m512i _mm512_mask_cvtepu8_epi64(__m128i a, __mmask8 k, __m128i b);
VPMOVX BQ __m512i _mm512_maskz_cvtepu8_epi64(__mmask8 k, __m128i b);
VPMOVX DQ __m512i _mm512_cvtepu32_epi64(__m256i a);
VPMOVX DQ __m512i _mm512_mask_cvtepu32_epi64(__m256i a, __mmask8 k, __m256i b);
VPMOVX DQ __m512i _mm512_maskz_cvtepu32_epi64(__mmask8 k, __m256i b);
VPMOVX DWd __m512i _mm512_cvtepu16_epi32(__m256i a);
VPMOVX DWd __m512i _mm512_mask_cvtepu16_epi32(__m256i a, __mmask16 k, __m256i b);
VPMOVX DWd __m512i _mm512_maskz_cvtepu16_epi32(__mmask16 k, __m256i b);
VPMOVX WQ __m512i _mm512_cvtepu16_epi64(__m256i a);
VPMOVX WQ __m512i _mm512_mask_cvtepu16_epi64(__m256i a, __mmask8 k, __m256i b);
VPMOVX WQ __m512i _mm512_maskz_cvtepu16_epi64(__mmask8 k, __m256i b);
VPMOVX Wb __m256i _mm256_cvtepu8_epi16(__m256i a);
VPMOVX Wb __m256i _mm256_maskz_cvtepu8_epi16(__mmask16 k, __m256i b);
VPMOVX Wd __m256i _mm256_cvtepu8_epi32(__m256i a);
VPMOVX Wd __m256i _mm256_maskz_cvtepu8_epi32(__mmask8 k, __m256i b);
VPMOVX BQ __m256i _mm256_cvtepu8_epi64(__m256i a);
VPMOVX BQ __m256i _mm256_maskz_cvtepu8_epi64(__mmask8 k, __m256i b);
VPMOVZXQB __m256i _mm256_mask_cvtepu8_epi64(__m256i a, __mmask8 k, __m128i b);
VPMOVZXBQ __m256i _mm256_maskz_cvtepu8_epi64(__mmask8 k, __m128i a);
VPMOVZXDO __m256i _mm256_mask_cvtepu32_epi64(__m256i a, __mmask8 k, __m128i b);
VPMOVZXDO __m256i _mm256_maskz_cvtepu32_epi64(__mmask8 k, __m128i a);
VPMOVZXWD __m256i _mm256_maskz_cvtepu16_epi32(__mmask16 k, __m128i b);
VPMOVZXWD __m256i _mm256_maskz_cvtepu16_epi32(__mmask16 k, __m128i a);
VPMOVZXQ __m256i _mm256_mask_cvtepu16_epi64(__m128i a);
VPMOVZXQ __m256i _mm256_mask_cvtepu16_epi64(__m128i a, __mmask16 k, __m128i b);
VPMOVZXQ __m256i _mm256_mask_cvtepu16_epi64(__m128i a, __mmask8 k, __m128i b);
VPMOVZXQ __m256i _mm256_maskz_cvtepu16_epi64(__mmask8 k, __m128i a);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 5.
EVEX-encoded instruction, see Exceptions Type E5.
#UD If VEX.vvvv != 1111B, or EVEX.vvvv != 1111B.
**PMULDQ—Multiply Packed Doubleword Integers**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 28 /r PMULDQ xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Multiply packed signed doubleword integers in xmm1 by packed signed doubleword integers in xmm2/m128, and store the quadword results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.WIG 28 /r VPMULDQ xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in xmm3/m128, and store the quadword results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.WIG 28 /r VPMULDQ ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply packed signed doubleword integers in ymm2 by packed signed doubleword integers in ymm3/m256, and store the quadword results in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 28 /r VPMULDQ xmm1<a href="z">k1</a>, xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in xmm3/m128/m64bcst, and store the quadword results in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 28 /r VPMULDQ ymm1<a href="z">k1</a>, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed signed doubleword integers in ymm2 by packed signed doubleword integers in ymm3/m256/m64bcst, and store the quadword results in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 28 /r VPMULDQ zmm1<a href="z">k1</a>, zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed signed doubleword integers in zmm2 by packed signed doubleword integers in zmm3/m512/m64bcst, and store the quadword results in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg(r, w)</td>
<td>ModRM:r/m(r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg(w)</td>
<td>VEX.vvvv(r)</td>
<td>ModRM:r/m(r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg(w)</td>
<td>VEX.vvvv(r)</td>
<td>ModRM:r/m(r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Multiplies packed signed doubleword integers in the even-numbered (zero-based reference) elements of the first source operand with the packed signed doubleword integers in the corresponding elements of the second source operand and stores packed signed quadword results in the destination operand.

128-bit Legacy SSE version: The input signed doubleword integers are taken from the even-numbered elements of the source operands, i.e. the first (low) and third doubleword element. For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first source operand and the destination XMM operand is the same. The second source operand can be an XMM register or 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The input signed doubleword integers are taken from the even-numbered elements of the source operands, i.e. the first (low) and third doubleword element. For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.256 encoded version: The input signed doubleword integers are taken from the even-numbered elements of the source operands, i.e. the first, 3rd, 5th, 7th doubleword element. For 256-bit memory operands, 256 bits are fetched from memory, but only the four even-numbered doublewords are used in the computation. The first source
operand and the destination operand are YMM registers. The second source operand can be a YMM register or 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding destination ZMM register are zeroed.

EVEX encoded version: The input signed doubleword integers are taken from the even-numbered elements of the source operands. The first source operand is a ZMM/YMM/XMM registers. The second source operand can be an ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination is a ZMM/YMM/XMM register, and updated according to the writemask at 64-bit granularity.

Operation

**VPMULDQ (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \) \( \leftarrow 0 \) TO \( KL-1 \)

\[ i \leftarrow j \times 64 \]

IF \( k1[j] \) OR *no writemask*

THEN

IF (EVEX.b = 1) AND (SRC2 *is memory*)

THEN

\[ \text{DEST}[i+63:i] \leftarrow \text{SignExtend64} (\text{SRC1}[i+31:i]) \times \text{SignExtend64} (\text{SRC2}[31:0]) \]

ELSE

\[ \text{DEST}[i+63:i] \leftarrow \text{SignExtend64} (\text{SRC1}[i+31:i]) \times \text{SignExtend64} (\text{SRC2}[i+31:i]) \]

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST*[i+63:i] remains unchanged*

ELSE *zeroing-masking* ; zeroing-masking

\[ \text{DEST}[i+63:i] \leftarrow 0 \]

FI

ELSE

\[ \text{DEST}[\text{MAX_VL}-1:256] \leftarrow 0 \]

ENDFOR

\[ \text{DEST}[\text{MAX_VL}-1:VL] \leftarrow 0 \]

**VPMULDQ (VEX.256 encoded version)**

\[ \text{DEST}[63:0] \leftarrow \text{SignExtend64} (\text{SRC1}[31:0]) \times \text{SignExtend64} (\text{SRC2}[31:0]) \]

\[ \text{DEST}[127:64] \leftarrow \text{SignExtend64} (\text{SRC1}[95:64]) \times \text{SignExtend64} (\text{SRC2}[95:64]) \]

\[ \text{DEST}[191:128] \leftarrow \text{SignExtend64} (\text{SRC1}[159:128]) \times \text{SignExtend64} (\text{SRC2}[159:128]) \]

\[ \text{DEST}[255:192] \leftarrow \text{SignExtend64} (\text{SRC1}[223:192]) \times \text{SignExtend64} (\text{SRC2}[223:192]) \]

\[ \text{DEST}[\text{MAX_VL}-1:256] \leftarrow 0 \]

**VPMULDQ (VEX.128 encoded version)**

\[ \text{DEST}[63:0] \leftarrow \text{SignExtend64} (\text{SRC1}[31:0]) \times \text{SignExtend64} (\text{SRC2}[31:0]) \]

\[ \text{DEST}[127:64] \leftarrow \text{SignExtend64} (\text{SRC1}[95:64]) \times \text{SignExtend64} (\text{SRC2}[95:64]) \]

\[ \text{DEST}[\text{MAX_VL}-1:128] \leftarrow 0 \]

**PMULDQ (128-bit Legacy SSE version)**

\[ \text{DEST}[63:0] \leftarrow \text{SignExtend64} (\text{DEST}[31:0]) \times \text{SignExtend64} (\text{SRC}[31:0]) \]

\[ \text{DEST}[127:64] \leftarrow \text{SignExtend64} (\text{DEST}[95:64]) \times \text{SignExtend64} (\text{SRC}[95:64]) \]

\[ \text{DEST}[\text{MAX_VL}-1:128] \text{ (Unmodified)} \]

**Intel C/C++ Compiler Intrinsic Equivalent**

VPMULDQ _m512i _mm512_mul_epi32(_m512i a, _m512i b);

VPMULDQ _m512i _mm512_mask_mul_epi32(_m512i s, __mmask8 k, _m512i a, _m512i b);

VPMULDQ _m512i _mm512_maskz_mul_epi32(__mmask8 k, _m512i a, _m512i b);

VPMULDQ _m256i _mm256_mul_epi32(_m256i s, __mmask8 k, _m256i a, _m256i b);

VPMULDQ _m256i _mm256_mask_mul_epi32(__mmask8 k, _m256i a, _m256i b);

VPMULDQ _m128i _mm_mask_mul_epi32(_m128i s, __mmask8 k, _m128i a, _m128i b);

VPMULDQ _m128i _mm_mask_mul_epi32(__mmask8 k, _m128i a, _m128i b);
INSTRUCTION SET REFERENCE, A-Z

(V)PMULDQ _m128i _mm_mul_epi32(_m128i a, _m128i b);
VPMULDQ _m256i _mm256_mul_epi32(_m256i a, _m256i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
PMULHRSW—Multiply Packed Unsigned Integers with Round and Scale

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 0B /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38 0B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38 0B /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG 0B /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG 0B /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG 0B /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

PMULHRSW multiplies vertically each signed 16-bit integer from the first source operand with the corresponding signed 16-bit integer of the second source operand, producing intermediate, signed 32-bit integers. Each intermediate 32-bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18-bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18-bit intermediate result and packed to the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

EVEX encoded versions: The second source operand can be a vector register or a memory location. The first source and destination operands are vector registers.

Operation

VPMULHRSW (EVEX encoded version)

Ref. # 319433-023
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN
      temp[31:0] ← ((SRC1[i+15:i] * SRC2[i+15:i]) >>14) + 1
      DEST[i+15:j] ← tmp[16:1]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+15:j] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+15:j] ← 0
      FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VPMULHRSW (VEX.256 encoded version)
temp0[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp1[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp2[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp3[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp4[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp5[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp6[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp7[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp8[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp9[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp10[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
DEST[15:0] ← temp0[16:1]
DEST[31:16] ← temp1[16:1]
DEST[47:32] ← temp2[16:1]
DEST[63:48] ← temp3[16:1]
DEST[79:64] ← temp4[16:1]
DEST[95:80] ← temp5[16:1]
DEST[111:96] ← temp6[16:1]
DEST[127:112] ← temp7[16:1]
DEST[143:128] ← temp8[16:1]
DEST[159:144] ← temp9[16:1]
DEST[175:160] ← temp10[16:1]
DEST[191:176] ← temp11[16:1]
DEST[207:192] ← temp12[16:1]
DEST[223:208] ← temp13[16:1]
DEST[239:224] ← temp14[16:1]
DEST[255:240] ← temp15[16:1]
DEST[MAX_VL-1:256] ← 0
VPMULHRSW (VEX.128 encoded version)
temp0[31:0] ← INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
PMULHRSW (128-bit Legacy SSE version)

temp0[31:0] ← INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1
temp1[31:0] ← INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1
temp2[31:0] ← INT32 ((DEST[47:32] * SRC[47:32]) >>14) + 1
temp3[31:0] ← INT32 ((DEST[63:48] * SRC[63:48]) >>14) + 1
temp4[31:0] ← INT32 ((DEST[79:64] * SRC[79:64]) >>14) + 1
temp5[31:0] ← INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1
temp6[31:0] ← INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1
temp7[31:0] ← INT32 ((DEST[127:112] * SRC[127:112]) >>14) + 1
DEST[15:0] ← temp0[16:1]
DEST[31:16] ← temp1[16:1]
DEST[47:32] ← temp2[16:1]
DEST[63:48] ← temp3[16:1]
DEST[79:64] ← temp4[16:1]
DEST[95:80] ← temp5[16:1]
DEST[111:96] ← temp6[16:1]
DEST[127:112] ← temp7[16:1]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPMULHRSW __m512i _mm512_mulhrs_epi16(__m512i a, __m512i b);
VPMULHRSW __m512i _mm512_mask_mulhrs_epi16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPMULHRSW __m512i _mm512_maskz_mulhrs_epi16(__mmask32 k, __m512i a, __m512i b);
VPMULHRSW __m256i _mm256_mulhrs_epi16(__m256i a, __m256i b);
VPMULHRSW __m256i _mm256_mask_mulhrs_epi16(__mmask16 k, __m256i a, __m256i b);
VPMULHRSW __m256i _mm256_maskz_mulhrs_epi16(__mmask16 k, __m256i a, __m256i b);
VPMULHRSW __m128i _mm128_mulhrs_epi16(__m128i a, __m128i b);
VPMULHRSW __m128i _mm128_mask_mulhrs_epi16(__mmask8 k, __m128i a, __m128i b);
VPMULHRSW __m128i _mm128_maskz_mulhrs_epi16(__mmask8 k, __m128i a, __m128i b);
(V)PMULHRSW __m128i _mm128_mulhrs_epi16(__m128i a, __m128i b)
VPMULHRSW __m256i _mm256_mulhrs_epi16(__m256i a, __m256i b)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
PMULHUW—Multiply Packed Unsigned Integers and Store High Result

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F E4 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Multiply the packed unsigned word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F E4 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F E4 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply the packed unsigned word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG E4 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG E4 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply the packed unsigned word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG E4 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply the packed unsigned word integers in zmm2 and zmm3/m512, and store the high 16 bits of the results in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD unsigned multiply of the packed unsigned word integers in the first source operand and the second source operand, and stores the high 16 bits of each 32-bit intermediate results in the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

EVEX encoded versions: The second source operand can be a vector register or a memory location. The first source and destination operands are vector registers.

Operation

PMULHUw (EVEX encoded versions)

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
i ← j * 16
IF k1[j] OR *no writemask*
THEN
    temp[31:0] ← SRC1[i+15:i] * SRC2[i+15:i]
    DEST[i+15:i] ← tmp[31:16]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+15:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+15:i] ← 0
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**PMULHUw (VEX.256 encoded version)**
TEMP0[31:0] ← SRC1[15:0] * SRC2[15:0]
TEMP4[31:0] ← SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] ← SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] ← SRC1[111:96] * SRC2[111:96]
TEMP8[31:0] ← SRC1[143:128] * SRC2[143:128]
TEMP9[31:0] ← SRC1[159:144] * SRC2[159:144]
TEMP10[31:0] ← SRC1[175:160] * SRC2[175:160]

DEST[15:0] ← TEMPO[31:16]
DEST[31:16] ← TEMPO[31:16]
DEST[63:48] ← TEMPO[31:16]
DEST[79:64] ← TEMPO[31:16]
DEST[95:80] ← TEMPO[31:16]
DEST[111:96] ← TEMPO[31:16]
DEST[127:112] ← TEMPO[31:16]
DEST[143:128] ← TEMPO[31:16]
DEST[159:144] ← TEMPO[31:16]
DEST[175:160] ← TEMPO[31:16]
DEST[191:176] ← TEMPO[31:16]
DEST[207:192] ← TEMPO[31:16]
DEST[223:208] ← TEMPO[31:16]
DEST[239:224] ← TEMPO[31:16]
DEST[255:240] ← TEMPO[31:16]
DEST[MAX_VL-1:256] ← 0

**PMULHUw (VEX.128 encoded version)**
TEMP0[31:0] ← SRC1[15:0] * SRC2[15:0]
TEMP1[31:0] ← SRC1[31:16] * SRC2[31:16]
INSTRUCTION SET REFERENCE, A-Z

DEST[15:0] ← TEMPO[31:16]
DEST[31:16] ← TEMP1[31:16]
DEST[47:32] ← TEMP2[31:16]
DEST[63:48] ← TEMP3[31:16]
DEST[79:64] ← TEMP4[31:16]
DEST[95:80] ← TEMP5[31:16]
DEST[111:96] ← TEMP6[31:16]
DEST[127:112] ← TEMP7[31:16]
DEST[MAX_VL-1:128] ← 0

PMULHUW (128-bit Legacy SSE version)
TEMP0[31:0] ← DEST[15:0] * SRC[15:0]
TEMP1[31:0] ← DEST[31:16] * SRC[31:16]
TEMP4[31:0] ← DEST[79:64] * SRC[79:64]
TEMP5[31:0] ← DEST[95:80] * SRC[95:80]
TEMP6[31:0] ← DEST[111:96] * SRC[111:96]
DEST[15:0] ← TEMPO[31:16]
DEST[31:16] ← TEMP1[31:16]
DEST[47:32] ← TEMP2[31:16]
DEST[63:48] ← TEMP3[31:16]
DEST[79:64] ← TEMP4[31:16]
DEST[95:80] ← TEMP5[31:16]
DEST[111:96] ← TEMP6[31:16]
DEST[127:112] ← TEMP7[31:16]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VPMULHUW __m512i _mm512_mulhi_epu16(__m512i a, __m512i b);
VPMULHUW __m512i _mm512_mask_mulhi_epu16(__m512i s, __m512i a, __m512i b);
VPMULHUW __m512i _mm512_maskz_mulhi_epu16( __mmask32 k, __m512i a, __m512i b);
VPMULHUW __m256i _mm256_mulhi_epu16 ( __m256i a, __m256i b);
VPMULHUW __m256i _mm256_mask_mulhi_epu16( __m256i s, __m256i a, __m256i b);
VPMULHUW __m256i _mm256_maskz_mulhi_epu16( __mmask16 k, __m256i a, __m256i b);
VPMULHUW __m128i _mm128i_mask_multiphi_epu16( __m128i s, __m128i a, __m128i b);
VPMULHUW __m128i _mm128_mask_multiphi_epu16( __mmask8 k, __m128i a, __m128i b);
PMULHUW (__m128i a, __m128i b)
VPMULHUW __m256i _mm256_mulhi_epu16(__m256i a, __m256i b)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
## PMULHW—Multiply Packed Integers and Store High Result

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F E5 /r PMULHW xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F E5 /r VPMULHW xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F E5 /r VPMULHW ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG E5 /r VPMULHW xmm1[k1]{z}, xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG E5 /r VPMULHW ymm1[k1]{z}, ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BV</td>
<td>Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG E5 /r VPMULHW zmm1[k1]{z}, zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Multiply the packed signed word integers in zmm2 and zmm3/m512, and store the high 16 bits of the results in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### InstructionOperand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a SIMD signed multiply of the packed signed word integers in the first source operand and the second source operand, and stores the high 16 bits of each intermediate 32-bit result in the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

EVEX encoded versions: The second source operand can be a vector register or a memory location. The first source and destination operands are vector registers.

### Operation

**PMULHW (EVEX encoded versions)**

\[(KL, VL) = (8, 128), (16, 256), (32, 512)\]

\[j \leftarrow 0 \text{ TO KL-1}\]
i ← j * 16
IF k1[j] OR "no writemask"
  THEN
    temp[31:0] ← SRC1[i+15:j] * SRC2[i+15:j]
    DEST[i+15:j] ← tmp[31:16]
  ELSE
    IF "merging-masking"
      THEN "DEST[i+15:j] remains unchanged"
    ELSE "zeroing-masking"
      DEST[i+15:j] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

PMULHW (VEX.256 encoded version)
TEMP0[31:0] ← SRC1[15:0] * SRC2[15:0] (*Signed Multiplication*)
TEMP1[31:0] ← SRC1[31:16] * SRC2[31:16]
TEMP4[31:0] ← SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] ← SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] ← SRC1[111:96] * SRC2[111:96]
TEMP8[31:0] ← SRC1[143:128] * SRC2[143:128]
TEMP9[31:0] ← SRC1[159:144] * SRC2[159:144]
TEMP10[31:0] ← SRC1[175:160] * SRC2[175:160]

DEST[15:0] ← TEMP0[31:16]
DEST[31:16] ← TEMP1[31:16]
DEST[47:32] ← TEMP2[31:16]
DEST[63:48] ← TEMP3[31:16]
DEST[79:64] ← TEMP4[31:16]
DEST[95:80] ← TEMP5[31:16]
DEST[111:96] ← TEMP6[31:16]
DEST[127:112] ← TEMP7[31:16]
DEST[143:128] ← TEMP8[31:16]
DEST[159:144] ← TEMP9[31:16]
DEST[175:160] ← TEMP10[31:16]
DEST[191:176] ← TEMP11[31:16]
DEST[207:192] ← TEMP12[31:16]
DEST[223:208] ← TEMP13[31:16]
DEST[239:224] ← TEMP14[31:16]
DEST[255:240] ← TEMP15[31:16]
DEST[MAX_VL-1:256] ← 0

PMULHW (VEX.128 encoded version)
TEMP0[31:0] ← SRC1[15:0] * SRC2[15:0] (*Signed Multiplication*)
TEMP1[31:0] ← SRC1[31:16] * SRC2[31:16]


PMULHW (128-bit Legacy SSE version)
TEMP[31:0] ← DEST[79:64] * SRC[79:64]
TEMP[31:0] ← DEST[95:80] * SRC[95:80]
TEMP[31:0] ← DEST[111:96] * SRC[111:96]

DEST[15:0] ← TEMP0[31:16]
DEST[31:16] ← TEMP1[31:16]
DEST[47:32] ← TEMP2[31:16]
DEST[63:48] ← TEMP3[31:16]
DEST[79:64] ← TEMP4[31:16]
DEST[95:80] ← TEMP5[31:16]
DEST[111:96] ← TEMP6[31:16]
DEST[127:112] ← TEMP7[31:16]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPMULHW __m512i _mm512_mulhi_epi16(__m512i a, __m512i b);
VPMULHW __m512i _mm512_mask_mulhi_epi16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPMULHW __m512i _mm512_maskz_mulhi_epi16(__mmask32 k, __m512i a, __m512i b);
VPMULHW __m256i _mm256_mulhi_epi16(__m256i a, __m256i b);
VPMULHW __m256i _mm256_mask_mulhi_epi16(__mmask32 k, __m256i a, __m256i b);
VPMULHW __m128i _mm128_mask_mulhi_epi16(__mmask8 k, __m128i a, __m128i b);
VPMULHW __m128i _mm128_maskz_mulhi_epi16(__mmask8 k, __m128i a, __m128i b);
(V)PMULHW __m128i _mm128_mulhi_epi16(__m128i a, __m128i b);
VPMULHW __m256i _mm256_mulhi_epi16(__m256i a, __m256i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
PMULLD/PMULLQ—Multiply Packed Integers and Store Low Result

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 40 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Multiply the packed dword signed integers in xmm1 and xmm2/m128 and store the low 32 bits of each product in xmm1.</td>
</tr>
<tr>
<td>VEX.NS.128.66.0F38.WIG 40 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1.</td>
</tr>
<tr>
<td>VEX.NS.256.66.0F38.WIG 40 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply the packed dword signed integers in ymm2 and ymm3/m256 and store the low 32 bits of each product in ymm1.</td>
</tr>
<tr>
<td>EVEX.NS.128.66.0F38.WO 40 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply the packed dword signed integers in xmm2 and xmm3/m128/m32bcst and store the low 32 bits of each product in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NS.256.66.0F38.WO 40 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply the packed dword signed integers in ymm2 and ymm3/m256/m32bcst and store the low 32 bits of each product in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NS.512.66.0F38.WO 40 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply the packed dword signed integers in zmm2 and zmm3/m512/m32bcst and store the low 32 bits of each product in zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NS.128.66.0F38.WI 40 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Multiply the packed qword signed integers in xmm2 and xmm3/m128/m64bcst and store the low 64 bits of each product in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NS.256.66.0F38.WI 40 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Multiply the packed qword signed integers in ymm2 and ymm3/m256/m64bcst and store the low 64 bits of each product in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NS.512.66.0F38.WI 40 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Multiply the packed qword signed integers in zmm2 and zmm3/m512/m64bcst and store the low 64 bits of each product in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD signed multiply of the packed signed dword/qword integers from each element of the first source operand with the corresponding element in the second source operand. The low 32/64 bits of each 64/128-bit intermediate results are stored to the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding ZMM register are zeroed.

VEX.256 encoded version: The first source operand is a YMM register; The second source operand is a YMM register or 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding destination ZMM register are zeroed.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.

Operation

**VPMULLQ (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b == 1) AND (SRC2 *is memory*)
      THEN Temp[127:0] ← SRC1[i+63:i] * SRC2[63:0]
      ELSE Temp[127:0] ← SRC1[i+63:i] * SRC2[i+63:i]
    FI;
    DEST[i+63:i] ← Temp[63:0]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+63:i] ← 0
    FI
  FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VPMULLD (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN Temp[63:0] ← SRC1[i+31:i] * SRC2[31:0]
      ELSE Temp[63:0] ← SRC1[i+31:i] * SRC2[i+31:i]
    FI;
    DEST[i+31:i] ← Temp[31:0]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0
VPMULLD (VEX.256 encoded version)
Temp0[63:0] ← SRC1[31:0] * SRC2[31:0]
Temp2[63:0] ← SRC1[95:64] * SRC2[95:64]

DEST[31:0] ← Temp0[31:0]
DEST[63:32] ← Temp1[31:0]
DEST[95:64] ← Temp2[31:0]
DEST[127:96] ← Temp3[31:0]
DEST[159:128] ← Temp4[31:0]
DEST[191:160] ← Temp5[31:0]
DEST[223:192] ← Temp6[31:0]
DEST[255:224] ← Temp7[31:0]
DEST[MAX_VL-1:256] ← 0

VPMULLD (VEX.128 encoded version)
Temp0[63:0] ← SRC1[31:0] * SRC2[31:0]
Temp2[63:0] ← SRC1[95:64] * SRC2[95:64]

DEST[31:0] ← Temp0[31:0]
DEST[63:32] ← Temp1[31:0]
DEST[95:64] ← Temp2[31:0]
DEST[127:96] ← Temp3[31:0]
DEST[MAX_VL-1:128] ← 0

PMULLD (128-bit Legacy SSE version)
Temp0[63:0] ← DEST[31:0] * SRC[31:0]
Temp2[63:0] ← DEST[95:64] * SRC[95:64]

DEST[31:0] ← Temp0[31:0]
DEST[63:32] ← Temp1[31:0]
DEST[95:64] ← Temp2[31:0]
DEST[127:96] ← Temp3[31:0]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VPMULLD __m512i _mm512_mullo_epi32(__m512i a, __m512i b);
VPMULLD __m512i _mm512_mask_mullo_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPMULLD __m512i _mm512_maskz_mullo_epi32( __mmask16 k, __m512i a, __m512i b);
VPMULLD __m256i _mm256_mullo_epi32(__m256i s, __m256i a, __m256i b);
VPMULLD __m256i _mm256_mask_mullo_epi32(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPMULLD __m256i _mm256_maskz_mullo_epi32( __mmask8 k, __m256i a, __m256i b);
VPMULLD __m128i _mm128_mullo_epi32(__m128i s, __m128i a, __m128i b);
VPMULLD __m128i _mm128_mask_mullo_epi32(__mmask8 k, __m128i a, __m128i b);
VPMULLQ __m512i _mm512_mullo_epi64(__m512i s, __mmask8 k, __m512i a, __m512i b);
VPMULLQ __m512i __m512i_maskz_mullo_epi64(__mmask8 k, __m512i a, __m512i b);
VPMULLQ __m256i __m256i_mullo_epi64(__m256i a, __m256i b);
VPMULLQ __m256i __m256i_mask_mullo_epi64(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPMULLQ __m256i __m256i_maskz_mullo_epi64(__mmask8 k, __m256i a, __m256i b);
VPMULLQ __m128i __m128i_mullo_epi64(__m128i a, __m128i b);
VPMULLQ __m128i __m128i_mask_mullo_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMULLQ __m128i __m128i_maskz_mullo_epi64(__mmask8 k, __m128i a, __m128i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
**PMULLW—Multiply Packed Integers and Store Low Result**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F D5 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the low 16 bits of the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F D5 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the low 16 bits of the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F D5 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the low 16 bits of the results in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG D5 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the low 16 bits of the results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG D5 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the low 16 bits of the results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:WIG D5 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Multiply the packed signed word integers in zmm2 and zmm3/m512, and store the low 16 bits of the results in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

### InstructionOperand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a SIMD signed multiply of the packed signed word (dword) integers in the first source operand and the second source operand and stores the low 16 bits of each intermediate 32-bit result in the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

EVEX encoded versions: The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The first source and destination operands are ZMM/YMM/XMM registers.

### Operation

**PMULLW (EVEX encoded versions)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1

5-740 Ref. # 319433-023
i ← j * 16
IF k1[j] OR *no writemask*
THEN
    temp[31:0] ← SRC1[i+15:i] * SRC2[i+15:i]
    DEST[i+15:i] ← temp[15:0]
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+15:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+15:i] ← 0
    FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPMULLw (VEX.256 encoded version)
Temp0[31:0] ← SRC1[15:0] * SRC2[15:0]
Temp1[31:0] ← SRC1[31:16] * SRC2[31:16]
Temp4[31:0] ← SRC1[79:64] * SRC2[79:64]
Temp5[31:0] ← SRC1[95:80] * SRC2[95:80]
Temp6[31:0] ← SRC1[111:96] * SRC2[111:96]
Temp8[31:0] ← SRC1[143:128] * SRC2[143:128]
Temp9[31:0] ← SRC1[159:144] * SRC2[159:144]
DEST[15:0] ← Temp0[15:0]
DEST[31:16] ← Temp1[15:0]
DEST[47:32] ← Temp2[15:0]
DEST[63:48] ← Temp3[15:0]
DEST[79:64] ← Temp4[15:0]
DEST[95:80] ← Temp5[15:0]
DEST[111:96] ← Temp6[15:0]
DEST[127:112] ← Temp7[15:0]
DEST[143:128] ← Temp8[15:0]
DEST[159:144] ← Temp9[15:0]
DEST[175:160] ← Temp10[15:0]
DEST[191:176] ← Temp11[15:0]
DEST[207:192] ← Temp12[15:0]
DEST[223:208] ← Temp13[15:0]
DEST[239:224] ← Temp14[15:0]
DEST[255:240] ← Temp15[15:0]
DEST[MAX_VL-1:256] ← 0

VPMULLw (VEX.128 encoded version)
Temp0[31:0] ← SRC1[15:0] * SRC2[15:0]
Temp1[31:0] ← SRC1[31:16] * SRC2[31:16]
PMULLW (128-bit Legacy SSE version)
DEST[15:0] ← Temp[0:15]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPMULLW __m512i __mm512_mullo_epi16(__m512i a, __m512i b);
VPMULLW __m512i __mm512_mask_mullo_epi16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPMULLW __m512i __mm512_maskz_mullo_epi16(__mmask32 k, __m512i a, __m512i b);
VPMULLW __m256i __mm256_mullo_epi16(__m256i s, __mmask16 k, __m256i a, __m256i b);
VPMULLW __m256i __mm256_mask_mullo_epi16(__mmask16 k, __m256i a, __m256i b);
VPMULLW __m256i __mm256_maskz_mullo_epi16(__mmask16 k, __m256i a, __m256i b);
VPMULLW __m128i __mm128_mullo_epi16(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPMULLW __m128i __mm128_mask_mullo_epi16(__mmask8 k, __m128i a, __m128i b);
VPMULLW __m128i __mm128_maskz_mullo_epi16(__mmask8 k, __m128i a, __m128i b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.nb.
VPMULTISHIFTQB – Select Packed Unaligned Bytes from Quadword Sources

<table>
<thead>
<tr>
<th>Opcode / Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 83 /r</td>
<td>V</td>
<td>V/V</td>
<td>AVX512VBMI</td>
<td>Select unaligned bytes from qwords in xmm3/m128/m64bcst using control bytes in xmm2, write byte results to xmm1 under k1.</td>
</tr>
<tr>
<td>VPMULTISHIFTQB xmm1 {k1}[z], xmm2,xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td>AVX512VL</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 83 /r</td>
<td>V</td>
<td>V/V</td>
<td>AVX512VBMI</td>
<td>Select unaligned bytes from qwords in ymm3/m256/m64bcst using control bytes in ymm2, write byte results to ymm1 under k1.</td>
</tr>
<tr>
<td>VPMULTISHIFTQB ymm1 {k1}[z], ymm2,ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td>AVX512VL</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 83 /r</td>
<td>V</td>
<td>V/V</td>
<td>AVX512VBMI</td>
<td>Select unaligned bytes from qwords in zmm3/m512/m64bcst using control bytes in zmm2, write byte results to zmm1 under k1.</td>
</tr>
<tr>
<td>VPMULTISHIFTQB zmm1 {k1}[z], zmm2,zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>V</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

This instruction selects eight unaligned bytes from each input qword element of the second source operand (the third operand) and writes eight assembled bytes for each qword element in the destination operand (the first operand). Each byte result is selected using a byte-granular shift control within the corresponding qword element of the first source operand (the second operand). Each byte result in the destination operand is updated under the writemask k1.

Only the low 6 bits of each control byte are used to select an 8-bit slot to extract the output byte from the qword data in the second source operand. The starting bit of the 8-bit slot can be unaligned relative to any byte boundary and is left-shifted from the beginning of the input qword source by the amount specified in the low 6-bit of the control byte. If the 8-bit slot would exceed the qword boundary, the out-of-bound portion of the 8-bit slot is wrapped back to start from bit 0 of the input qword element.

The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register.

Operation

VPMULTISHIFTQB DEST, SRC1, SRC2 (EVEX encoded version)

(KL, VL) = (2, 128),(4, 256), (8, 512)

FOR i ← 0 TO KL-1
  q ← i * 64;
  IF src2 is Memory AND EVEX.b=1 THEN
    tcur64[63:0] ← src2[63:0];
  ELSE
    tcur64[63:0] ← src2[ q+63:q];
  FI;
  FOR j ← 0 to 7 // iterate each byte in qword
    ctrl ← src1[q+j]*8+7; q+j*8] & 63;
    FOR k ← 0 to 7 // iterate each bit in byte
      tmp8[k] ← tcur64[ ((ctrl+k) & 63 )];
    ENDFOR
    IF k1[8+j] or no writemask THEN
      dst[ q* j*8 + 7: q + j*8] ← tmp8[7:0];
  ENDFOR
ELSE IF zeroing-masking THEN
    dst[ q + j*8 + 7: q + j*8] ← 0;
ENDFOR
ENDFOR
DEST[MAX_VL-1:VL] ← 0;

Intel C/C++ Compiler Intrinsic Equivalent
VPMULTISHIFTQB __m512i _mm512_multishift_epi64_epi8( __m512i a, __m512i b);
VPMULTISHIFTQB __m512i _mm512_mask_multishift_epi64_epi8( __m512i s, __mmask64 k, __m512i a, __m512i b);
VPMULTISHIFTQB __m512i _mm512_maskz_multishift_epi64_epi8( __mmask64 k, __m512i a, __m512i b);
VPMULTISHIFTQB __m256i _mm256_multishift_epi64_epi8( __m256i a, __m256i b);
VPMULTISHIFTQB __m256i _mm256_mask_multishift_epi64_epi8( __m256i s, __mmask32 k, __m256i a, __m256i b);
VPMULTISHIFTQB __m256i _mm256_maskz_multishift_epi64_epi8( __mmask32 k, __m256i a, __m256i b);
VPMULTISHIFTQB __m128i _mm_multishift_epi64_epi8( __m128i a, __m128i b);
VPMULTISHIFTQB __m128i _mm_mask_multishift_epi64_epi8( __m128i s, __mmask8 k, __m128i a, __m128i b);
VPMULTISHIFTQB __m128i _mm_maskz_multishift_epi64_epi8( __mmask8 k, __m128i a, __m128i b);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type E4NF.
PMULUDQ—Multiply Packed Unsigned Doubleword Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F F4 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE4_1</td>
<td>Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in xmm2/m128, and store the quadword results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG F4 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128, and store the quadword results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG F4 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256, and store the quadword results in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 F4 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128/m64bcst, and store the quadword results in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 F4 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256/m64bcst, and store the quadword results in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 F4 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Multiply packed unsigned doubleword integers in zmm2 by packed unsigned doubleword integers in zmm3/m512/m64bcst, and store the quadword results in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Multiples packed unsigned doubleword integers in the even-numbered (zero-based reference) elements of the first source operand with the packed unsigned doubleword integers in the corresponding elements of the second source operand and stores packed unsigned quadword results in the destination operand.

128-bit Legacy SSE version: The input unsigned doubleword integers are taken from the even-numbered elements of the source operands, i.e. the first (low) and third doubleword element. For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first source operand and the destination XMM operand is the same. The second source operand can be an XMM register or 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The input unsigned doubleword integers are taken from the even-numbered elements of the source operands, i.e. the first (low) and third doubleword element. For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The input unsigned doubleword integers are taken from the even-numbered elements of the source operands, i.e. the first, 3rd, 5th, 7th doubleword element. For 256-bit memory operands, 256 bits are fetched from memory, but only the four even-numbered doublewords are used in the computation. The first source operand and the destination operand are YMM registers. The second source operand can be a YMM register or 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

VEX.512 encoded version: The input unsigned doubleword integers are taken from the even-numbered elements of the source operands, i.e. the first, 3rd, 5th, 7th, 9th, 11th, 13th, and 15th doubleword element. For 512-bit memory operands, 512 bits are fetched from memory, but only the eight even-numbered doublewords are used in the computation. The first source operand and the destination operand are ZMM registers. The second source operand can be a ZMM register or 512-bit memory location. Bits (MAX_VL-1:512) of the corresponding destination register are zeroed.
operand and the destination operand are YMM registers. The second source operand can be a YMM register or 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding destination ZMM register are zeroed.

EVEX encoded version: The input unsigned doubleword integers are taken from the even-numbered elements of the source operands. The first source operand is a ZMM/YMM/XMM registers. The second source operand can be an ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination is a ZMM/YMM/XMM register, and updated according to the writemask at 64-bit granularity.

Operation

**VPMULUDQ (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \) \( \leftarrow 0 \) TO KL-1

\( i \leftarrow j * 64 \)

IF \( k1[j] \) OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC2 *is memory*)

THEN \( \text{DEST}[i+63:i] \leftarrow \text{ZeroExtend64}(\text{SRC1}[i+31:i]) \times \text{ZeroExtend64}(\text{SRC2}[31:0]) \)

ELSE \( \text{DEST}[i+63:i] \leftarrow \text{ZeroExtend64}(\text{SRC1}[i+31:i]) \times \text{ZeroExtend64}(\text{SRC2}[i+31:i]) \)

FI;
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*

ELSE *zeroing-masking* ; zeroing-masking

\( \text{DEST}[i+63:i] \leftarrow 0 \)

FI

ENDFOR

\( \text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0 \)

**VPMULUDQ (VEX.256 encoded version)**

\( \text{DEST}[63:0] \leftarrow \text{ZeroExtend64}(\text{SRC1}[31:0]) \times \text{ZeroExtend64}(\text{SRC2}[31:0]) \)

\( \text{DEST}[127:64] \leftarrow \text{ZeroExtend64}(\text{SRC1}[95:64]) \times \text{ZeroExtend64}(\text{SRC2}[95:64]) \)

\( \text{DEST}[191:128] \leftarrow \text{ZeroExtend64}(\text{SRC1}[159:128]) \times \text{ZeroExtend64}(\text{SRC2}[159:128]) \)

\( \text{DEST}[255:192] \leftarrow \text{ZeroExtend64}(\text{SRC1}[223:192]) \times \text{ZeroExtend64}(\text{SRC2}[223:192]) \)

\( \text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0 \)

**VPMULUDQ (VEX.128 encoded version)**

\( \text{DEST}[63:0] \leftarrow \text{ZeroExtend64}(\text{SRC1}[31:0]) \times \text{ZeroExtend64}(\text{SRC2}[31:0]) \)

\( \text{DEST}[127:64] \leftarrow \text{ZeroExtend64}(\text{SRC1}[95:64]) \times \text{ZeroExtend64}(\text{SRC2}[95:64]) \)

\( \text{DEST}[\text{MAX}_\text{VL}-1:128] \leftarrow 0 \)

**PMULUDQ (128-bit Legacy SSE version)**

\( \text{DEST}[63:0] \leftarrow \text{DEST}[31:0] \times \text{SRC}[31:0] \)

\( \text{DEST}[127:64] \leftarrow \text{DEST}[95:64] \times \text{SRC}[95:64] \)

\( \text{DEST}[\text{MAX}_\text{VL}-1:128] \) (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VPMULUDQ __m512i _mm512_mul_epu32(__m512i a, __m512i b);
VPMULUDQ __m512i _mm512_mask_mul_epu32(__m512i s, __mmask8 k, __m512i a, __m512i b);
VPMULUDQ __m512i _mm512_maskz_mul_epu32( __mmask8 k, __m512i a, __m512i b);
VPMULUDQ __m256i _mm256_mul_epu32(__m256i a, __m256i b);
VPMULUDQ __m256i _mm256_mask_mul_epu32(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPMULUDQ __m256i _mm256_maskz_mul_epu32( __mmask8 k, __m256i a, __m256i b);
VPMULUDQ __m128i _mm128_mul_epu32(__m128i a, __m128i b);
VPMULUDQ __m128i _mm128_mask_mul_epu32(__m128i s, __mmask8 k, __m128i a, __m128i b);
(V)PMULUDQ __m128i _mm128_maskz_mul_epu32( __mmask8 k, __m128i a, __m128i b);
VPMULUDQ __m256i __mm256_mul_epu32(__m256i a, __m256i b);

**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
**POR—Bitwise Logical Or**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F EB /r POR xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Bitwise OR of xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG EB /r VPOR xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Bitwise OR of xmm2/m128 and xmm3.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG EB /r VPOR ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Bitwise OR of ymm2/m256 and ymm3.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W0 EB /r VPORD xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise OR of packed doubleword integers in xmm2 and xmm3/m128/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 EB /r VPORD ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise OR of packed doubleword integers in ymm2 and ymm3/m256/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 EB /r VPORD zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise OR of packed doubleword integers in zmm2 and zmm3/m512/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 EB /r VPORQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise OR of packed quadword integers in xmm2 and xmm3/m128/m64bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 EB /r VPORQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise OR of packed quadword integers in ymm2 and ymm3/m256/m64bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 EB /r VPORQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise OR of packed quadword integers in zmm2 and zmm3/m512/m64bcst using writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a bitwise logical OR operation on the second source operand and the first source operand and stores the result in the destination operand. Each bit of the result is set to 0 if the corresponding bits of the first and second operands are 0; otherwise, it is set to 1.

EVEX encoded version: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1 at 32/64-bit granularity.
VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (\text{MAX}_\text{VL}-1:256) of the corresponding register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (\text{MAX}_\text{VL}-1:128) of the corresponding register destination are zeroed.

128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source and destination operands can be XMM registers. Bits (\text{MAX}_\text{VL}-1:128) of the corresponding destination register remain unchanged.

**Operation**

**VPORD (EVEX encoded versions)**

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

\[
\text{FOR } j \leftarrow 0 \text{ TO } KL-1 \\
i \leftarrow j \times 32 \\
\text{IF } k1[j] \text{ OR *no writemask* THEN} \\
\text{IF (EVEX.b = 1) AND (SRC2 *is memory*)} \\
\text{THEN } \text{DEST}[i+31:i] \leftarrow \text{SRC1}[i+31:i] \text{ BITWISE OR SRC2}[31:0] \\
\text{ELSE } \text{DEST}[i+31:i] \leftarrow \text{SRC1}[i+31:i] \text{ BITWISE OR SRC2}[i+31:i] \\
\text{FI;} \\
\text{ELSE} \\
\text{IF *merging-masking*} \quad ; \text{merging-masking} \\
\text{*DEST}[i+31:i] \text{ remains unchanged*} \\
\text{ELSE} \quad ; \text{zeroing-masking} \\
\text{DEST}[i+31:i] \leftarrow 0 \\
\text{FI;} \\
\text{FI;} \\
\text{ENDFOR;} \\
\text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0
\]

**VPORQ (EVEX encoded versions)**

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

\[
\text{FOR } j \leftarrow 0 \text{ TO } KL-1 \\
i \leftarrow j \times 64 \\
\text{IF } k1[j] \text{ OR *no writemask* THEN} \\
\text{IF (EVEX.b = 1) AND (SRC2 *is memory*)} \\
\text{THEN } \text{DEST}[i+63:i] \leftarrow \text{SRC1}[i+63:i] \text{ BITWISE OR SRC2}[63:0] \\
\text{ELSE } \text{DEST}[i+63:i] \leftarrow \text{SRC1}[i+63:i] \text{ BITWISE OR SRC2}[i+63:i] \\
\text{FI;} \\
\text{ELSE} \\
\text{IF *merging-masking*} \quad ; \text{merging-masking} \\
\text{*DEST}[i+63:i] \text{ remains unchanged*} \\
\text{ELSE} \quad ; \text{zeroing-masking} \\
\text{DEST}[i+63:i] \leftarrow 0 \\
\text{FI;} \\
\text{FI;} \\
\text{ENDFOR;} \\
\text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0
\]

**VPOR (VEX.256 encoded version)**

\(\text{DEST}[255:0] \leftarrow \text{SRC1 OR SRC2} \)

**VPOR (VEX.128 encoded version)**

\(\text{DEST}[\text{MAX}_\text{VL}-1:256] \leftarrow 0\)
DEST[127:0] ← (SRC[127:0] OR SRC2[127:0])
DEST[MAX_VL-1:128] ← 0

POR (128-bit Legacy SSE version)
DEST[127:0] ← (SRC[127:0] OR SRC2[127:0])
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VPORD __m512i _mm512_or_epi32(__m512i a, __m512i b);
VPORD __m512i _mm512_mask_or_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPORD __m512i _mm512_maskz_or_epi32(__mmask16 k, __m512i a, __m512i b);
VPORD __m256i _mm256_or_epi32(__m256i a, __m256i b);
VPORD __m256i _mm256_mask_or_epi32(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPORD __m256i _mm256_maskz_or_epi32(__mmask8 k, __m256i a, __m256i b);
VPORD __m128i _mm_or_epi32(__m128i a, __m128i b);
VPORD __m128i _mm_mask_or_epi32(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPORD __m128i _mm_maskz_or_epi32(__mmask8 k, __m128i a, __m128i b);
VPORQ __m512i _mm512_or_epi64(__m512i a, __m512i b);
VPORQ __m512i _mm512_mask_or_epi64(__m512i s, __mmask8 k, __m512i a, __m512i b);
VPORQ __m512i _mm512_maskz_or_epi64(__mmask8 k, __m512i a, __m512i b);
VPORQ __m256i _mm256_or_epi64(__m256i a, int imm);
VPORQ __m256i _mm256_mask_or_epi64(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPORQ __m256i _mm256_maskz_or_epi64(__mmask8 k, __m256i a, __m256i b);
VPORQ __m128i _mm_or_epi64(__m128i a, __m128i b);
VPORQ __m128i _mm_mask_or_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPORQ __m128i _mm_maskz_or_epi64(__mmask8 k, __m128i a, __m128i b);
(V)POR __m128i _mm_or_si128 ( __m128i a, __m128i b)
VPORQ __m256i _mm256_or_si256 ( __m256i a, __m256i b)
VPOR __m256i _mm256_or_si256 ( __m256i a, __m256i b)

SIMD Floating-Point Exceptions
none

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
## PROLD/PROLVD/PROLQ/PROLVQ—Bit Rotate Left

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 15 /r VPROLD xmm1 {k1}[z], xmm2, xmm3/m128/m32bcst</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in xmm2 left by count in the corresponding element of xmm3/m128/m32bcst. Result written to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W0 72 /1 ib VPROLD xmm1 {k1}[z], xmm2/m128/m32bcst, imm8</td>
<td>FV-VMI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in xmm2/m128/m32bcst left by imm8. Result written to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 15 /r VPROLVQ xmm1 {k1}[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in xmm2 left by count in the corresponding element of xmm3/m128/m64bcst. Result written to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W1 72 /1 ib VPROLVQ xmm1 {k1}[z], xmm2/m128/m64bcst, imm8</td>
<td>FV-VMI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in xmm2/m128/m64bcst left by imm8. Result written to xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 15 /r VPROLVD ymm1 {k1}[z], ymm2, ymm3/m256/m32bcst</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in ymm2 left by count in the corresponding element of ymm3/m256/m32bcst. Result written to ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W0 72 /1 ib VPROLVD ymm1 {k1}[z], ymm2/m256/m32bcst, imm8</td>
<td>FV-VMI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in ymm2/m256/m32bcst left by imm8. Result written to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 15 /r VPROLD ymm1 {k1}[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in ymm2 left by count in the corresponding element of ymm3/m256/m64bcst. Result written to ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W1 72 /1 ib VPROLD ymm1 {k1}[z], ymm2/m256/m64bcst, imm8</td>
<td>FV-VMI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in ymm2/m256/m64bcst left by imm8. Result written to ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 15 /r VPROLVD zmm1 {k1}[z], zmm2, zmm3/m512/m32bcst</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Rotate left of doublewords in zmm2 by count in the corresponding element of zmm3/m512/m32bcst. Result written to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W0 72 /1 ib VPROLVD zmm1 {k1}[z], zmm2/m512/m32bcst, imm8</td>
<td>FV-VMI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Rotate left of doublewords in zmm3/m512/m32bcst by imm8. Result written to zmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 15 /r VPROLVQ zmm1 {k1}[z], zmm2, zmm3/m512/m64bcst</td>
<td>FV-RVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Rotate quadwords in zmm2 left by count in the corresponding element of zmm3/m512/m64bcst. Result written to zmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W1 72 /1 ib VPROLVQ zmm1 {k1}[z], zmm2/m512/m64bcst, imm8</td>
<td>FV-VMI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Rotate quadwords in zmm2/m512/m64bcst left by imm8. Result written to zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>
**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV-VMIB</td>
<td>VEX.vvvv (w)</td>
<td>ModRM:r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Rotates the bits in the individual data elements (doublewords, or quadword) in the first source operand to the left by the number of bits specified in the count operand. If the value specified by the count operand is greater than 31 (for doublewords), or 63 (for a quadword), then the count operand modulo the data size (32 or 64) is used.

**EVEX.128 encoded version:** The destination operand is an XMM register. The source operand is an XMM register or a memory location (for immediate form). The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:128) of the corresponding ZMM register are zeroed.

**EVEX.256 encoded version:** The destination operand is a YMM register. The source operand is a YMM register or a memory location (for immediate form). The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

**EVEX.512 encoded version:** The destination operand is a ZMM register updated according to the writemask. For the count operand in immediate form, the source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location, the count operand is an 8-bit immediate. For the count operand in variable form, the first source operand (the second operand) is a ZMM register and the counter operand (the third operand) is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location.

**Operation**

LEFT.Rotate_DWords(SRC, COUNT_SRC)
COUNT ← COUNT_SRC modulo 32;
DEST[31:0] ← (SRC << COUNT) | (SRC >> (32 - COUNT));

LEFT.Rotate_QWords(SRC, COUNT_SRC)
COUNT ← COUNT_SRC modulo 64;
DEST[63:0] ← (SRC << COUNT) | (SRC >> (64 - COUNT));

VPROLD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+31:i] ← LEFT.Rotate_DWords(SRC1[31:0], imm8)
    ELSE DEST[i+31:i] ← LEFT.Rotate_DWords(SRC1[i+31:i], imm8)
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**Op/En**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV-VMIB</td>
<td>VEX.vvvv (w)</td>
<td>ModRM:r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FV-RVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>
VPROLVD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+31:i] ← LEFT_ROTATE_DWORDS(SRC1[i+31:i], SRC2[31:0])
      ELSE DEST[i+31:i] ← LEFT_ROTATE_DWORDS(SRC1[i+31:i], SRC2[i+31:i])
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+31:i] ← 0
        FI
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPROLOQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+63:i] ← LEFT_ROTATE_QWORDS(SRC1[63:0], imm8)
      ELSE DEST[i+63:i] ← LEFT_ROTATE_QWORDS(SRC1[i+63:i], imm8)
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPROLVQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+63:i] ← LEFT_ROTATE_QWORDS(SRC1[i+63:i], SRC2[63:0])
      ELSE DEST[i+63:i] ← LEFT_ROTATE_QWORDS(SRC1[i+63:i], SRC2[i+63:i])
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+63:i] ← 0
        FI
      FI
  FI;
**Compiler Intrinsic Equivalent**

VPROLD __m512i _mm512_rol_epi32(__m512i a, int imm);
VPROLD __m512i _mm512_mask_rol_epi32(__m512i a, __mmask16 k, __m512i b, int imm);
VPROLD __m512i _mm512_maskz_rol_epi32(__mmask16 k, __m512i a, int imm);
VPROLD __m256i _mm256_rol_epi32(__m256i a, int imm);
VPROLD __m256i _mm256_mask_rol_epi32(__m256i a, __mmask8 k, __m256i b, int imm);
VPROLD __m256i _mm256_maskz_rol_epi32(__mmask8 k, __m256i a, int imm);
VPROLD __m128i _mm_rol_epi32(__m128i a, int imm);
VPROLD __m128i _mm_mask_rol_epi32(__m128i a, __mmask8 k, __m128i b, int imm);
VPROLD __m128i _mm_maskz_rol_epi32(__mmask8 k, __m128i a, int imm);
VPROLQ __m512i _mm512_rol_epi64(__m512i a, int imm);
VPROLQ __m512i _mm512_mask_rol_epi64(__m512i a, __mmask8 k, __m512i b, int imm);
VPROLQ __m512i _mm512_maskz_rol_epi64(__mmask8 k, __m512i a, int imm);
VPROLQ __m256i _mm256_rol_epi64(__m256i a, int imm);
VPROLQ __m256i _mm256_mask_rol_epi64(__m256i a, __mmask8 k, __m256i b, int imm);
VPROLQ __m256i _mm256_maskz_rol_epi64(__mmask8 k, __m256i a, int imm);
VPROLQ __m128i _mm_rol_epi64(__m128i a, int imm);
VPROLQ __m128i _mm_mask_rol_epi64(__m128i a, __mmask8 k, __m128i b, int imm);
VPROLQ __m128i _mm_maskz_rol_epi64(__mmask8 k, __m128i a, int imm);
VPROLVQ __m512i _mm512_rolv_epi32(__m512i a, __m512i cnt);
VPROLVQ __m512i _mm512_mask_rolv_epi32(__m512i a, __mmask16 k, __m512i b, __m512i cnt);
VPROLVQ __m512i _mm512_maskz_rolv_epi32(__mmask16 k, __m512i a, __m512i cnt);
VPROLVQ __m256i _mm256_rolv_epi32(__m256i a, __m256i cnt);
VPROLVQ __m256i _mm256_mask_rolv_epi32(__m256i a, __mmask8 k, __m256i b, __m256i cnt);
VPROLVQ __m256i _mm256_maskz_rolv_epi32(__mmask8 k, __m256i a, __m256i cnt);
VPROLVQ __m128i _mm_rolv_epi32(__m128i a, __m128i cnt);
VPROLVQ __m128i _mm_mask_rolv_epi32(__m128i a, __mmask8 k, __m128i b, __m128i cnt);
VPROLVQ __m128i _mm_maskz_rolv_epi32(__mmask8 k, __m128i a, __m128i cnt);
VPROLVQ __m512i _mm512_rolv_epi64(__m512i a, __m512i cnt);
VPROLVQ __m512i _mm512_mask_rolv_epi64(__m512i a, __mmask8 k, __m512i b, __m512i cnt);
VPROLVQ __m512i _mm512_maskz_rolv_epi64(__mmask8 k, __m512i a, __m512i cnt);
VPROLVQ __m256i _mm256_rolv_epi64(__m256i a, __m256i cnt);
VPROLVQ __m256i _mm256_mask_rolv_epi64(__m256i a, __mmask8 k, __m256i b, __m256i cnt);
VPROLVQ __m256i _mm256_maskz_rolv_epi64(__mmask8 k, __m256i a, __m256i cnt);
VPROLVQ __m128i _mm_rolv_epi64(__m128i a, __m128i cnt);
VPROLVQ __m128i _mm_mask_rolv_epi64(__m128i a, __mmask8 k, __m128i b, __m128i cnt);
VPROLVQ __m128i _mm_maskz_rolv_epi64(__mmask8 k, __m128i a, __m128i cnt);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

EVEX-encoded instruction, see Exceptions Type E4.
<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 14 /r VPRORVD xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td>FV-RVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in xmm2 right by count in the corresponding element of xmm3/m128/m32bcst, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W0 72 /0 ib VPRORD xmm1 [k1][z], xmm2/m128/m32bcst, imm8</td>
<td>FV-VMI V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in xmm2/m128/m32bcst right by imm8, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 14 /r VPRORVQ xmm1 [k1][z], xmm2, xmm3/m128/m64bcst</td>
<td>FV-RVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in xmm2 right by count in the corresponding element of xmm3/m128/m64bcst, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W1 72 /0 ib VPRORQ xmm1 [k1][z], xmm2/m128/m64bcst, imm8</td>
<td>FV-VMI V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in xmm2/m128/m64bcst right by imm8, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 14 /r VPRORVD ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td>FV-RVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in ymm2 right by count in the corresponding element of ymm3/m256/m32bcst, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W0 72 /0 ib VPRORD ymm1 [k1][z], ymm2/m256/m32bcst, imm8</td>
<td>FV-VMI V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate doublewords in ymm2/m256/m32bcst right by imm8, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 14 /r VPRORVQ ymm1 [k1][z], ymm2, ymm3/m256/m64bcst</td>
<td>FV-RVM V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in ymm2 right by count in the corresponding element of ymm3/m256/m64bcst, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W1 72 /0 ib VPRORQ ymm1 [k1][z], ymm2/m256/m64bcst, imm8</td>
<td>FV-VMI V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rotate quadwords in ymm2/m256/m64bcst right by imm8, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 14 /r VPRORVD zmm1 [k1][z], zmm2, zmm3/m512/m32bcst</td>
<td>FV-RVM V/V</td>
<td>AVX512F</td>
<td>Rotate doublewords in zmm2 right by count in the corresponding element of zmm3/m512/m32bcst, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W0 72 /0 ib VPRORD zmm1 [k1][z], zmm2/m512/m32bcst, imm8</td>
<td>FV-VMI V/V</td>
<td>AVX512F</td>
<td>Rotate doublewords in zmm2/m512/m32bcst right by imm8, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 14 /r VPRORVQ zmm1 [k1][z], zmm2, zmm3/m512/m64bcst</td>
<td>FV-RVM V/V</td>
<td>AVX512F</td>
<td>Rotate quadwords in zmm2 right by count in the corresponding element of zmm3/m512/m64bcst, store result using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W1 72 /0 ib VPRORQ zmm1 [k1][z], zmm2/m512/m64bcst, imm8</td>
<td>FV-VMI V/V</td>
<td>AVX512F</td>
<td>Rotate quadwords in zmm2/m512/m64bcst right by imm8, store result using writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>
Description
Rotates the bits in the individual data elements (doublewords, or quadword) in the first source operand to the right by the number of bits specified in the count operand. If the value specified by the count operand is greater than 31 (for doublewords), or 63 (for a quadword), then the count operand modulo the data size (32 or 64) is used.
EVEX.128 encoded version: The destination operand is a XMM register. The source operand is a XMM register or a memory location (for immediate form). The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:128) of the corresponding ZMM register are zeroed.
EVEX.256 encoded version: The destination operand is a YMM register. The source operand is a YMM register or a memory location (for immediate form). The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.
EVEX.512 encoded version: The destination operand is a ZMM register updated according to the writemask. For the count operand in immediate form, the source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location, the count operand is an 8-bit immediate. For the count operand in variable form, the first source operand (the second operand) is a ZMM register and the counter operand (the third operand) is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location.

Operation
RIGHT_ROTATE_DWORDS(SRC, COUNT_SRC)
COUNT $\leftarrow$ COUNT_SRC modulo 32;
DEST[31:0] $\leftarrow$ (SRC >> COUNT) | (SRC << (32 - COUNT));

RIGHT_ROTATE_QWORDS(SRC, COUNT_SRC)
COUNT $\leftarrow$ COUNT_SRC modulo 64;
DEST[63:0] $\leftarrow$ (SRC >> COUNT) | (SRC << (64 - COUNT));

VPRORD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j $\leftarrow$ 0 TO KL-1
  i $\leftarrow$ j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+31:i] $\leftarrow$ RIGHT_ROTATE_DWORDS( SRC1[31:0], imm8)
    ELSE DEST[i+31:i] $\leftarrow$ RIGHT_ROTATE_DWORDS(SRC1[i+31:i], imm8)
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] $\leftarrow$ 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] $\leftarrow$ 0
**VPRORVD (EVEX encoded versions)**

\( (KL, VL) = (4, 128), (8, 256), (16, 512) \)

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
   \( i \leftarrow j \times 32 \)
   IF \( k1[j] \) OR *no writemask* THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
         THEN DEST\([i+31:i]\) \leftarrow RIGHT\_ROTATE\_DWORDS(SRC1\([i+31:i]\), SRC2[31:0])
         ELSE DEST\([i+31:i]\) \leftarrow RIGHT\_ROTATE\_DWORDS(SRC1\([i+31:i]\), SRC2[31:0])
      FI;
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST\([i+31:i]\) remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
               DEST\([i+31:i]\) \leftarrow 0
         FI
      FI;
   ENDFOR

DEST\([MAX\_VL-1:VL]\) \leftarrow 0

**VPRORQ (EVEX encoded versions)**

\( (KL, VL) = (2, 128), (4, 256), (8, 512) \)

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
   \( i \leftarrow j \times 64 \)
   IF \( k1[j] \) OR *no writemask* THEN
      IF (EVEX.b = 1) AND (SRC1 *is memory*)
         THEN DEST\([i+63:i]\) \leftarrow RIGHT\_ROTATE\_QWORDS(SRC1[63:0], imm8)
         ELSE DEST\([i+63:i]\) \leftarrow RIGHT\_ROTATE\_QWORDS(SRC1[63:0], imm8)
      FI;
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST\([i+63:i]\) remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
               DEST\([i+63:i]\) \leftarrow 0
         FI
      FI;
   ENDFOR

DEST\([MAX\_VL-1:VL]\) \leftarrow 0

**VPRORVQ (EVEX encoded versions)**

\( (KL, VL) = (2, 128), (4, 256), (8, 512) \)

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
   \( i \leftarrow j \times 64 \)
   IF \( k1[j] \) OR *no writemask* THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
         THEN DEST\([i+63:i]\) \leftarrow RIGHT\_ROTATE\_QWORDS(SRC1\([i+63:i]\), SRC2[63:0])
         ELSE DEST\([i+63:i]\) \leftarrow RIGHT\_ROTATE\_QWORDS(SRC1\([i+63:i]\), SRC2[63:0])
      FI;
      ELSE
         IF *merging-masking* ; merging-masking
            THEN *DEST\([i+63:i]\) remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
               DEST\([i+63:i]\) \leftarrow 0
         FI
      FI;
   ENDFOR

Ref. # 319433-023
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPRORD __m512i _mm512_ror_epi32(__m512i a, int imm);
VPRORD __m512i _mm512_mask_ror_epi32(__m512i a, __mmask16 k, __m512i b, int imm);
VPRORD __m512i _mm512_maskz_ror_epi32(__mmask16 k, __m512i a, int imm);
VPRORD __m256i _mm256_ror_epi32(__m256i a, int imm);
VPRORD __m256i _mm256_mask_ror_epi32(__m256i a, __mmask8 k, __m256i b, int imm);
VPRORD __m256i _mm256_maskz_ror_epi32(__mmask8 k, __m256i a, int imm);
VPRORD __m128i _mm_ror_epi32(__m128i a, int imm);
VPRORD __m128i _mm_mask_ror_epi32(__m128i a, __mmask8 k, __m128i b, int imm);
VPRORD __m128i _mm_maskz_ror_epi32(__mmask8 k, __m128i a, int imm);
VPRORD __m512i _mm512_ror_epi64(__m512i a, int imm);
VPRORD __m512i _mm512_mask_ror_epi64(__m512i a, __mmask8 k, __m512i b, int imm);
VPRORD __m512i _mm512_maskz_ror_epi64(__mmask8 k, __m512i a, int imm);
VPRORD __m256i _mm256_ror_epi64(__m256i a, int imm);
VPRORD __m256i _mm256_mask_ror_epi64(__m256i a, __mmask8 k, __m256i b, int imm);
VPRORD __m256i _mm256_maskz_ror_epi64(__mmask8 k, __m256i a, int imm);
VPRORD __m128i _mm_ror_epi64(__m128i a, int imm);
VPRORD __m128i _mm_mask_ror_epi64(__m128i a, __mmask8 k, __m128i b, int imm);
VPRORD __m128i _mm_maskz_ror_epi64(__mmask8 k, __m128i a, int imm);
VPRORDV __m512i _mm512_rorv_epi32(__m512i a, __m512i cnt);
VPRORDV __m512i _mm512_mask_rorv_epi32(__m512i a, __mmask16 k, __m512i b, __m512i cnt);
VPRORDV __m512i _mm512_maskz_rorv_epi32(__mmask16 k, __m512i a, __m512i cnt);
VPRORDV __m256i _mm256_rorv_epi32(__m256i a, __m256i cnt);
VPRORDV __m256i _mm256_mask_rorv_epi32(__m256i a, __mmask8 k, __m256i b, __m256i cnt);
VPRORDV __m256i _mm256_maskz_rorv_epi32(__mmask8 k, __m256i a, __m256i cnt);
VPRORDV __m128i _mm_rorv_epi32(__m128i a, __m128i cnt);
VPRORDV __m128i _mm_mask_rorv_epi32(__m128i a, __mmask8 k, __m128i b, __m128i cnt);
VPRORDV __m128i _mm_maskz_rorv_epi32(__mmask8 k, __m128i a, __m128i cnt);
VPRORDV __m512i _mm512_rorv_epi64(__m512i a, __m512i cnt);
VPRORDV __m512i _mm512_mask_rorv_epi64(__m512i a, __mmask8 k, __m512i b, __m512i cnt);
VPRORDV __m512i _mm512_maskz_rorv_epi64(__mmask8 k, __m512i a, __m512i cnt);
VPRORDV __m256i _mm256_rorv_epi64(__m256i a, __m256i cnt);
VPRORDV __m256i _mm256_mask_rorv_epi64(__m256i a, __mmask8 k, __m256i b, __m256i cnt);
VPRORDV __m256i _mm256_maskz_rorv_epi64(__mmask8 k, __m256i a, __m256i cnt);
VPRORDV __m128i _mm_rorv_epi64(__m128i a, __m128i cnt);
VPRORDV __m128i _mm_mask_rorv_epi64(__m128i a, __mmask8 k, __m128i b, __m128i cnt);
VPRORDV __m128i _mm_maskz_rorv_epi64(__mmask8 k, __m128i a, __m128i cnt);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E4.
VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ—Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 A0 /vsib VPSCATTERDD vm32x (k1), xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed dword indices, scatter dword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 A0 /vsib VPSCATTERDD vm32y (k1), ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed dword indices, scatter dword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 A0 /vsib VPSCATTERDD vm32z (k1), zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, scatter dword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 A0 /vsib VPSCATTERDQ vm32x (k1), xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed dword indices, scatter qword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 A0 /vsib VPSCATTERDQ vm32y (k1), ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed dword indices, scatter qword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 A0 /vsib VPSCATTERDQ vm32z (k1), zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, scatter qword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 A1 /vsib VPSCATTERDQ vm64x (k1), xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, scatter dword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 A1 /vsib VPSCATTERDQ vm64y (k1), ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, scatter dword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 A1 /vsib VPSCATTERDQ vm64z (k1), zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, scatter dword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 A1 /vsib VPSCATTERQD vm64x (k1), xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, scatter qword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 A1 /vsib VPSCATTERQD vm64y (k1), ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Using signed qword indices, scatter qword values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 A1 /vsib VPSCATTERQD vm64z (k1), zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, scatter qword values to memory using writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
Stores up to 16 elements (8 elements for qword indices) in doubleword vector or 8 elements in quadword vector to the memory locations pointed by base address BASE_ADDR and index vector VINDEX, with scale SCALE. The elements are specified via the VSIB (i.e., the index register is a vector register, holding packed indices). Elements
will only be stored if their corresponding mask bit is one. The entire mask register will be set to zero by this instruction unless it triggers an exception.

This instruction can be suspended by an exception if at least one element is already scattered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask register are partially updated. If any traps or interrupts are pending from already scattered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

Note that:
• Only writes to overlapping vector indices are guaranteed to be ordered with respect to each other (from LSB to MSB of the source registers). Note that this also include partially overlapping vector indices. Writes that are not overlapped may happen in any order. Memory ordering with other instructions follows the Intel-64 memory ordering model. Note that this does not account for non-overlapping indices that map into the same physical address locations.
• If two or more destination indices completely overlap, the “earlier” write(s) may be skipped.
• Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination ZMM will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
• Elements may be scattered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.
• This instruction does not perform AC checks, and so will never deliver an AC fault.
• Not valid with 16-bit effective addresses. Will deliver a #UD fault.
• If this instruction overwrites itself and then takes a fault, only a subset of elements may be completed before the fault is delivered (as described above). If the fault handler completes and attempts to re-execute this instruction, the new instruction will be executed, and the scatter will not complete.

Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if ModRM.rm is different than 100b.

This instruction has special disp8*N and alignment rules. N is considered to be the size of a single vector element. The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.

The instruction will #UD fault if the k0 mask register is specified.
The instruction will #UD fault if EVEX.Z = 1.

**Operation**

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a ZMM register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement
VPSCATTERDD (EVEX encoded versions)

(KL, VL)= (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN MEM[BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP] ← SRC[i+31:i]
    k1[j] ← 0
  FI;
ENDFOR

k1[MAX_KL-1:KL] ← 0

VPSCATTERDQ (EVEX encoded versions)

(KL, VL)= (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j] OR *no writemask*
    THEN MEM[BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP] ← SRC[i+63:i]
    k1[j] ← 0
  FI;
ENDFOR

k1[MAX_KL-1:KL] ← 0

VPSCATTERQD (EVEX encoded versions)

(KL, VL)= (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  k ← j * 64
  IF k1[j] OR *no writemask*
    THEN MEM[BASE_ADDR + (VINDEX[k+63:k]) * SCALE + DISP] ← SRC[i+31:i]
    k1[j] ← 0
  FI;
ENDFOR

k1[MAX_KL-1:KL] ← 0

VPSCATTERQQ (EVEX encoded versions)

(KL, VL)= (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN MEM[BASE_ADDR + (VINDEX[i+63:j]) * SCALE + DISP] ← SRC[i+63:i]
  FI;
ENDFOR

k1[MAX_KL-1:KL] ← 0
INSTRUCTION SET REFERENCE, A-Z

Intel C/C++ Compiler Intrinsic Equivalent

VPSCATTERDD void _mm512_i32scatter_epi32(void * base, __m512i vdx, __m512i a, int scale);
VPSCATTERDD void _mm256_i32scatter_epi32(void * base, __m256i vdx, __m256i a, int scale);
VPSCATTERDD void _mm_i32scatter_epi32(void * base, __m128i vdx, __m128i a, int scale);
VPSCATTERDD void _mm512_mask_i32scatter_epi32(void * base, __mmask16 k, __m512i vdx, __m512i a, int scale);
VPSCATTERDD void _mm256_mask_i32scatter_epi32(void * base, __mmask8 k, __m256i vdx, __m256i a, int scale);
VPSCATTERDD void _mm_mask_i32scatter_epi32(void * base, __mmask8 k, __m128i vdx, __m256i a, int scale);
VPSCATTERDD void _mm512_mask_i32scatter_epi32(void * base, __mmask8 k, __m128i vdx, __m128i a, int scale);
VPSCATTERDD void _mm_mask_i32scatter_epi32(void * base, __mmask8 k, __m128i vdx, __m128i a, int scale);
VPSCATTERDD void _mm512_i32scatter_epi64(void * base, __m512i vdx, __m512i a, int scale);
VPSCATTERDD void _mm256_i32scatter_epi64(void * base, __m256i vdx, __m256i a, int scale);
VPSCATTERDD void _mm_i32scatter_epi64(void * base, __m128i vdx, __m128i a, int scale);
VPSCATTERDD void _mm512_mask_i32scatter_epi64(void * base, __mmask8 k, __m512i vdx, __m512i a, int scale);
VPSCATTERDD void _mm256_mask_i32scatter_epi64(void * base, __mmask8 k, __m256i vdx, __m256i a, int scale);
VPSCATTERDD void _mm_mask_i32scatter_epi64(void * base, __mmask8 k, __m128i vdx, __m256i a, int scale);
VPSCATTERDD void _mm512_mask_i32scatter_epi64(void * base, __mmask8 k, __m128i vdx, __m128i a, int scale);
VPSCATTERDD void _mm_mask_i32scatter_epi64(void * base, __mmask8 k, __m128i vdx, __m128i a, int scale);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E12.
**PSHUFB—Packed Shuffle Bytes**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 38 00 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSSE3</td>
<td>Shuffle bytes in xmm1 according to contents of xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38 00 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shuffle bytes in xmm2 according to contents of xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38 00 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shuffle bytes in ymm2 according to contents of ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG 00 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shuffle bytes in xmm2 according to contents of xmm3/m128 under write mask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG 00 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shuffle bytes in ymm2 according to contents of ymm3/m256 under write mask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG 00 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shuffle bytes in zmm2 according to contents of zmm3/m512 under write mask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

PSHUFB performs in-place shuffles of bytes in the first source operand according to the shuffle control mask in the second source operand. The instruction permutes the data in the first source operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index to permute the corresponding byte in the first source operand. The value of each index is the least significant 4 bits of the shuffle control byte. The first source and destination operands are vector registers. The second source is either a vector register or a memory location.

128-bit Legacy SSE version: The first source and destination operands are the same. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the destination YMM register are zeroed.

VEX.256 encoded version: Bits (MAX_VL-1:128) of the destination register stores the 16-byte shuffle result of the upper 16 bytes of the first source operand, using the upper 16-bytes of the second source operand as control mask.

EVEX encoded version: The second source operand is an ZMM/YMM/XMM register or an 512/256/128-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

EVEX and VEX encoded version: Four in-lane 128-bit shuffles.
Operation

VPUSHUFB (EVEX.512 encoded version)

(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
i ← j * 8
IF k1[j] OR *no writemask*
THEN
   IF (SRC2[(i * 8)+7] = 1 ) then
      THEN DEST[i+7:i] ← 0;
   ELSE
      index[3:0] ← SRC2[i+3:i];
      OFFSET = j MODULO 128
      DEST[i+7:i] ← SRC1[OFFSET + index*8+7:OFFSET + index*8];
   FI;
ELSE
   IF *merging-masking* ; merging-masking
      THEN *DEST[i+7:i] remains unchanged*
   ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+7:i] ← 0
   FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPUSHUFB (VEX.256 encoded version)

for i = 0 to 15 {
if (SRC2[(i * 8)+7] = 1 ) then
   DEST[(i*8)+7:(i*8)+0] ← 0;
else
   index[3:0] ← SRC2[(i*8)+3 : (i*8)+0];
   DEST[(i*8)+7:(i*8)+0] ← SRC1[(index*8+7):(index*8+0)];
endif
if (SRC2[128 + (i * 8)+7] = 1 ) then
   DEST[128 + (i*8)+7:(i*8)+0] ← 0;
else
   index[3:0] ← SRC2[128 + (i*8)+3 : (i*8)+0];
   DEST[128 + (i*8)+7:(i*8)+0] ← SRC1[128 + (index*8+7):(index*8+0)];
endif
}
DEST[MAX_VL-1:256] ← 0;

VPUSHUFB (VEX.128 encoded version)

for i = 0 to 15 {
if (SRC2[(i * 8)+7] = 1 ) then
   DEST[(i*8)+7:(i*8)+0] ← 0;
else
   index[3:0] ← SRC2[(i*8)+3 : (i*8)+0];
   DEST[(i*8)+7:(i*8)+0] ← SRC1[(index*8+7):(index*8+0)];
endif
}
DEST[MAX_VL-1:128] ← 0;
**PSHUFB (128-bit Legacy SSE version)**

for i = 0 to 15 {
  if (SRC[(i * 8)+7] = 1 ) then
    DEST[(i*8)+7:(i*8)+0] ← 0;
  else
    index[3:0] ← SRC[(i*8)+3 : (i*8)+0];
    DEST[(i*8)+7:(i*8)+0] ← DEST[(index*8+7):(index*8+0)];
  endif
}
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VPSHUFB __m512i _mm512_shuffle_epi8(__m512i a, __m512i b);
VPSHUFB __m512i _mm512_mask_shuffle_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPSHUFB __m512i _mm512_maskz_shuffle_epi8(__mmask64 k, __m512i a, __m512i b);
VPSHUFB __m256i _mm256_shuffle_epi8(__m256i a, __m256i b);
VPSHUFB __m256i _mm256_mask_shuffle_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPSHUFB __m256i _mm256_maskz_shuffle_epi8(__mmask32 k, __m256i a, __m256i b);
VPSHUFB __m128i _mm128_shuffle_epi8(__m128i a, __m128i b);
VPSHUFB __m128i _mm128_mask_shuffle_epi8(__mmask16 k, __m128i a, __m128i b);
VPSHUFB __m128i _mm128_maskz_shuffle_epi8(__mmask16 k, __m128i a, __m128i b);
(V)PSHUFB __m128i _mm_shuffle_epi8(__m128i a, __m128i b)
VPSHUFB __m256i _mm256_shuffle_epi8(__m256i a, __m256i b)

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
INSTRUCTION SET REFERENCE, A-Z

PSHUFHW—Shuffle Packed High Words

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 70 ib PSHUFHW xmm1, xmm2/m128, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
<tr>
<td>VEX.128.F3 0F 70 ib VPSSHUFHW xmm1, xmm2/m128, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
<tr>
<td>VEX.256.F3 0F 70 ib VPSSHUFHW ymm1, ymm2/m256, imm8</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shuffle the high words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.F3 0F.WIG 70 ib VPSSHUFHW xmm1 [k1]{z}, xmm2/m128, imm8</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1 under write mask k1.</td>
</tr>
<tr>
<td>EVEX.256.F3 0F.WIG 70 ib VPSSHUFHW ymm1 [k1]{z}, ymm2/m256, imm8</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shuffle the high words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1 under write mask k1.</td>
</tr>
<tr>
<td>EVEX.512.F3 0F.WIG 70 ib VPSSHUFHW zmm1 [k1]{z}, zmm2/m512, imm8</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shuffle the high words in zmm2/m512 based on the encoding in imm8 and store the result in zmm1 under write mask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Copies words from the high quadword of the source operand and inserts them in the high quadword of the destination operand at word locations selected with the immediate operand. This operation is similar to the operation used by the PSHUFFD instruction, which is illustrated in Figure F-1. For the PSHUFHW instruction, each 2-bit field in the immediate operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the immediate operand fields select words (0, 1, 2 or 3) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand.

Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding YMM register are zeroed.

VEX.256 encoded version: The destination operand is an YMM register. The source operand can be an YMM register or a 256-bit memory location.
EVEX encoded version: The destination operand is a ZMM/YMM/XMM registers. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination is updated according to the writemask.

Note: In VEX encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VPSHUFHW (EVEX encoded versions)**

KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL >= 128

\[
\begin{align*}
\text{TMP\_DEST}[63:0] & \leftarrow \text{SRC1}[63:0] \\
\text{TMP\_DEST}[79:64] & \leftarrow (\text{SRC1} >> (\text{imm}[1:0] \times 16))[79:64] \\
\text{TMP\_DEST}[95:80] & \leftarrow (\text{SRC1} >> (\text{imm}[3:2] \times 16))[79:64] \\
\text{TMP\_DEST}[111:96] & \leftarrow (\text{SRC1} >> (\text{imm}[5:4] \times 16))[79:64] \\
\text{TMP\_DEST}[127:112] & \leftarrow (\text{SRC1} >> (\text{imm}[7:6] \times 16))[79:64]
\end{align*}
\]

FI;

IF VL >= 256

\[
\begin{align*}
\text{TMP\_DEST}[191:128] & \leftarrow \text{SRC1}[191:128] \\
\text{TMP\_DEST}[207:192] & \leftarrow (\text{SRC1} >> (\text{imm}[1:0] \times 16))[207:192] \\
\text{TMP\_DEST}[223:208] & \leftarrow (\text{SRC1} >> (\text{imm}[3:2] \times 16))[207:192] \\
\text{TMP\_DEST}[239:224] & \leftarrow (\text{SRC1} >> (\text{imm}[5:4] \times 16))[207:192] \\
\text{TMP\_DEST}[255:240] & \leftarrow (\text{SRC1} >> (\text{imm}[7:6] \times 16))[207:192]
\end{align*}
\]

FI;

IF VL >= 512

\[
\begin{align*}
\text{TMP\_DEST}[319:256] & \leftarrow \text{SRC1}[319:256] \\
\text{TMP\_DEST}[335:320] & \leftarrow (\text{SRC1} >> (\text{imm}[1:0] \times 16))[335:320] \\
\text{TMP\_DEST}[351:336] & \leftarrow (\text{SRC1} >> (\text{imm}[3:2] \times 16))[335:320] \\
\text{TMP\_DEST}[367:352] & \leftarrow (\text{SRC1} >> (\text{imm}[5:4] \times 16))[335:320] \\
\text{TMP\_DEST}[383:368] & \leftarrow (\text{SRC1} >> (\text{imm}[7:6] \times 16))[335:320] \\
\text{TMP\_DEST}[447:384] & \leftarrow \text{SRC1}[447:384] \\
\text{TMP\_DEST}[463:448] & \leftarrow (\text{SRC1} >> (\text{imm}[1:0] \times 16))[463:448] \\
\text{TMP\_DEST}[479:464] & \leftarrow (\text{SRC1} >> (\text{imm}[3:2] \times 16))[463:448] \\
\text{TMP\_DEST}[495:480] & \leftarrow (\text{SRC1} >> (\text{imm}[5:4] \times 16))[463:448] \\
\text{TMP\_DEST}[511:496] & \leftarrow (\text{SRC1} >> (\text{imm}[7:6] \times 16))[463:448]
\end{align*}
\]

FI;

FOR j \leftarrow 0 TO KL-1

\[
\begin{align*}
i & \leftarrow j \times 16 \\
\text{IF k1}[j] OR \text{*no writemask*}
\text{THEN} & \quad \text{DEST}[i+15:i] \leftarrow \text{TMP\_DEST}[i+15:i]; \\
\text{ELSE}
\text{IF} & \quad \text{*merging-masking*}; \text{merging-masking} \\
\text{THEN} & \quad \text{*DEST}[i+15:i] \text{remains unchanged*} \\
\text{ELSE} & \quad \text{*zeroing-masking*}; \text{zeroing-masking} \\
\text{DEST}[i+15:i] & \leftarrow 0
\end{align*}
\]

FI

ENDFOR

DEST[MAX\_VL-1:VL] \leftarrow 0
VPUSHUFHW (VEX.256 encoded version)
DEST[63:0] ← SRC1[63:0]
DEST[79:64] ← (SRC1 >> (imm[1:0] * 16))[79:64]
DEST[MAX_VL-1:128] ← 0;

VPUSHUFHW (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0]
DEST[79:64] ← (SRC1 >> (imm[1:0] * 16))[79:64]
DEST[MAX_VL-1:128] ← 0

PSHUFHW (128-bit Legacy SSE version)
DEST[63:0] ← SRC[63:0]
DEST[79:64] ← (SRC >> (imm[1:0] * 16))[79:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VPUSHUFHW __m512i _mm512_shufflehi_epi16(__m512i a, int n);
VPUSHUFHW __m512i _mm512_mask_shufflehi_epi16(__m512i s, __mmask16 k, __m512i a, int n);
VPUSHUFHW __m512i __m512_shufflehi_epi16(__m512i a, int n);
VPUSHUFHW __m512i __m512_maskz_shufflehi_epi16(__mmask16 k, __m512i a, int n);
VPUSHUFHW __m256i _mm256_mask_shufflehi_epi16(__m256i s, __mmask8 k, __m256i a, int n);
VPUSHUFHW __m256i _mm256_shufflehi_epi16(__m256i a, int n);
VPUSHUFHW __m128i _mm_mask_shufflehi_epi16(__mmask8 k, __m128i a, int n);
(V)PSHUFHW __m128i _mm_shufflehi_epi16(__m128i a, int n)
VPUSHUFHW __m256i _mm256_shufflehi_epi16(__m256i a, int n)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4;
EVEX-encoded instruction, see Exceptions Type E4NF.nb
#UD If VEX.vvvv != 1111B, or EVEX.vvvv != 1111B.
**PSHUFLW—Shuffle Packed Low Words**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 70 /r lb</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
<tr>
<td>VEX.128:F2 0F 70 /r lb</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
<tr>
<td>VEX.256:F2 0F 70 /r lb</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shuffle the low words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.128:F2 0F:WIG 70 /r lb</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1 under write mask k1.</td>
</tr>
<tr>
<td>EVEX.256:F2 0F:WIG 70 /r lb</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shuffle the low words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1 under write mask k1.</td>
</tr>
<tr>
<td>EVEX.512:F2 0F:WIG 70 /r lb</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shuffle the low words in zmm2/m512 based on the encoding in imm8 and store the result in zmm1 under write mask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Copies words from the low quadword of the source operand and inserts them in the low quadword of the destination operand at word locations selected with the immediate operand. This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure F-1. For the PSHUFLW instruction, each 2-bit field in the immediate operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the immediate operand fields select words (0, 1, 2 or 3) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand.

Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

VEX.256 encoded version: The destination operand is an YMM register. The source operand can be an YMM register or a 256-bit memory location.
EVEX encoded version: The destination operand is a ZMM/YMM/XMM registers. The source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination is updated according to the writemask.

Note: In VEX encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

**VPSHUFLW (EVEX.U1.512 encoded version)**

\((KL, VL) = (8, 128), (16, 256), (32, 512)\)

IF \(VL \geq 128\)

\[
\begin{align*}
\text{TMP\_DEST}[15:0] & \leftarrow (\text{SRC1} \gg (\text{imm}[1:0] \times 16))[15:0] \\
\text{TMP\_DEST}[31:16] & \leftarrow (\text{SRC1} \gg (\text{imm}[3:2] \times 16))[15:0] \\
\text{TMP\_DEST}[47:32] & \leftarrow (\text{SRC1} \gg (\text{imm}[5:4] \times 16))[15:0] \\
\text{TMP\_DEST}[63:48] & \leftarrow (\text{SRC1} \gg (\text{imm}[7:6] \times 16))[15:0] \\
\text{TMP\_DEST}[127:64] & \leftarrow \text{SRC1}[127:64]
\end{align*}
\]

Fi;

IF \(VL \geq 256\)

\[
\begin{align*}
\text{TMP\_DEST}[143:128] & \leftarrow (\text{SRC1} \gg (\text{imm}[1:0] \times 16))[143:128] \\
\text{TMP\_DEST}[159:144] & \leftarrow (\text{SRC1} \gg (\text{imm}[3:2] \times 16))[143:128] \\
\text{TMP\_DEST}[175:160] & \leftarrow (\text{SRC1} \gg (\text{imm}[5:4] \times 16))[143:128] \\
\text{TMP\_DEST}[191:176] & \leftarrow (\text{SRC1} \gg (\text{imm}[7:6] \times 16))[143:128] \\
\text{TMP\_DEST}[255:192] & \leftarrow \text{SRC1}[255:192]
\end{align*}
\]

Fi;

IF \(VL \geq 512\)

\[
\begin{align*}
\text{TMP\_DEST}[271:256] & \leftarrow (\text{SRC1} \gg (\text{imm}[1:0] \times 16))[271:256] \\
\text{TMP\_DEST}[287:272] & \leftarrow (\text{SRC1} \gg (\text{imm}[3:2] \times 16))[271:256] \\
\text{TMP\_DEST}[303:288] & \leftarrow (\text{SRC1} \gg (\text{imm}[5:4] \times 16))[271:256] \\
\text{TMP\_DEST}[319:304] & \leftarrow (\text{SRC1} \gg (\text{imm}[7:6] \times 16))[271:256] \\
\text{TMP\_DEST}[383:320] & \leftarrow \text{SRC1}[383:320] \\
\text{TMP\_DEST}[399:384] & \leftarrow (\text{SRC1} \gg (\text{imm}[1:0] \times 16))[399:384] \\
\text{TMP\_DEST}[415:400] & \leftarrow (\text{SRC1} \gg (\text{imm}[3:2] \times 16))[399:384] \\
\text{TMP\_DEST}[431:416] & \leftarrow (\text{SRC1} \gg (\text{imm}[5:4] \times 16))[399:384] \\
\text{TMP\_DEST}[447:432] & \leftarrow (\text{SRC1} \gg (\text{imm}[7:6] \times 16))[399:384] \\
\text{TMP\_DEST}[511:448] & \leftarrow \text{SRC1}[511:448]
\end{align*}
\]

Fi;

FOR \(j \leftarrow 0\) TO \(KL-1\)

\[
\begin{align*}
i & \leftarrow j \times 16 \\
\text{IF k1}[j] \text{ OR *no writemask*} \\
\text{THEN \text{DEST}[i+15:1]} & \leftarrow \text{TMP\_DEST}[i+15:1]; \\
\text{ELSE} \\
\text{IF *merging-masking*} \\
\text{THEN \text{DEST}[i+15:1] remains unchanged*} \\
\text{ELSE *zeroing-masking*} \\
\text{DEST}[i+15:1] & \leftarrow 0
\end{align*}
\]

Fi;

ENDFOR

\text{DEST}[MAX\_VL-1:VL] \leftarrow 0
VPShufIlw (VEX.256 encoded version)
DEST[15:0] ← (SRC1 >> (imm[1:0] *16))[15:0]
DEST[127:64] ← SRC1[127:64]
DEST[143:128] ← (SRC1 >> (imm[1:0] *16))[143:128]
DEST[255:192] ← SRC1[255:192]
DEST[MAX_VL-1:256] ← 0

VPShufIlw (VEX.128 encoded version)
DEST[15:0] ← (SRC1 >> (imm[1:0] *16))[15:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

PSHufIlw (128-bit Legacy SSE version)
DEST[15:0] ← (SRC >> (imm[1:0] *16))[15:0]
DEST[127:64] ← SRC[127:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VPShufIlw __m512i _mm512_shufflelo_epi16(__m512i a, int n);
VPShufIlw __m512i _mm512_mask_shufflelo_epi16(__m512i s, __mmask16 k, __m512i a, int n);
VPShufIlw __m512i _mm512_maskz_shufflelo_epi16( __mmask16 k, __m512i a, int n);
VPShufIlw __m256i _mm256_shufflelo_epi16(__m256i a, int n);
VPShufIlw __m256i _mm256_mask_shufflelo_epi16( __mmask8 k, __m256i a, int n);
VPShufIlw __m256i _mm256_maskz_shufflelo_epi16( __mmask8 k, __m256i a, int n);
(V)PSHufIlw __m128i _mm_shufflelo_epi16(__m128i a, int n)
(V)PSHufIlw __m256i _mm_shufflelo_epi16(__m256i a, int n)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4;
EVEX-encoded instruction, see Exceptions Type E4NF.nb
#UD If VEX.vvvv != 1111B, or EVEX.vvvv != 1111B.
INSTRUCTION SET REFERENCE, A-Z

PSHUFD—Shuffle Packed Doublewords

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 70 /r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
<tr>
<td>PSHUFD xmm1, xmm2/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:W1G 70 /r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
<tr>
<td>VPShUFD xmm1, xmm2/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F:W1G 70 /r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shuffle the doublewords in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.</td>
</tr>
<tr>
<td>VPShUFD ymm1, ymm2/m256, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F:W0 70 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shuffle the doublewords in xmm2/m128/m32bcst based on the encoding in imm8 and store the result in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPShUFD xmm1 (k1)[z], xmm2/m128/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F:W0 70 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shuffle the doublewords in ymm2/m256/m32bcst based on the encoding in imm8 and store the result in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPShUFD ymm1 (k1)[z], ymm2/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F:W0 70 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shuffle the doublewords in zmm2/m512/m32bcst based on the encoding in imm8 and store the result in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPShUFD zmm1 (k1)[z], zmm2/m512/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Copies doublewords from the source operand (the second operand) and inserts them in the destination operand (the first operand) at the locations selected with the immediate operand (third operand). Figure 5-34 shows the operation of the 256-bit VPSHUFD instruction and the encoding of the order operand imm8. Each 2-bit field in the order operand selects the contents of one doubleword location within a 128-bit lane and copy to the target element in the destination operand. For example, bits 0 and 1 of the order operand targets the first doubleword element in the low and high 128-bit lane of the destination operand for 256-bit VPSHUFD. The encoding of bits 0 and 1 of the order operand (see the field encoding in Figure 5-34) determines which doubleword (from the respective 128-bit lane) of the source operand will be copied to doubleword 0 of the destination operand.

For 128-bit operation, only the low 128-bit lane are operative. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

128-bit Legacy SSE version: The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.

VEX.128 encoded version: The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. Bits (MAX_VL-1:128) of the corresponding ZMM register are zeroed.

VEX.256 encoded version: The source operand can be an YMM register or a 256-bit memory location. The destination operand is an YMM register. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed. Bits (255-1:128) of the destination stores the shuffled results of the upper 16 bytes of the source operand using the immediate byte as the order operand.
EVEX encoded version: The source operand can be an ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask.

Each 128-bit lane of the destination stores the shuffled results of the respective lane of the source operand using the immediate byte as the order operand.

Note: EVEX.vvvv and VEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.

[kl, vl] = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF (EVEX.b = 1) AND (SRC *is memory*)
        THEN TMP_SRC[i+31:i] ← SRC[31:0]
        ELSE TMP_SRC[i+31:i] ← SRC[i+31:i]
    FI;
ENDFOR;
IF VL >= 128
    TMP_DEST[31:0] ← (TMP_SRC[127:0] >> (ORDER[1:0] * 32))[31:0];
    TMP_DEST[95:64] ← (TMP_SRC[127:0] >> (ORDER[5:4] * 32))[31:0];
FI;
IF VL >= 256
FI;
IF VL >= 512
INSTRUCTION SET REFERENCE, A-Z

\[
\begin{align*}
\text{TMP\_DEST}[511:480] & \leftarrow (\text{TMP\_SRC}[511:384] >> (\text{ORDER}[7:6] * 32))[31:0]; \\
\text{FI;} \\
\text{FOR } j & \leftarrow 0 \text{ TO KL-1} \\
& i \leftarrow j * 32 \\
& \text{IF } k1[j] \text{ OR } \text{*no writemask*} \\
& \quad \text{THEN } \text{DEST}[i+31:i] \leftarrow \text{TMP\_DEST}[i+31:i] \\
& \quad \text{ELSE} \\
& \quad \quad \text{IF } \text{*merging-masking*} \\
& \quad \quad \quad ; \text{merging-masking} \\
& \quad \quad \quad \text{THEN } \text{DEST}[i+31:i] \text{ remains unchanged*} \\
& \quad \quad \quad \text{ELSE } \text{*zeroing-masking*} \\
& \quad \quad \quad ; \text{zeroing-masking} \\
& \quad \quad \quad \text{DEST}[i+31:i] \leftarrow 0 \\
& \quad \text{FI} \\
& \text{FI;} \\
\text{ENDFOR} \\
\text{DEST}[\text{MAX\_VL}-1:\text{VL}] \leftarrow 0
\end{align*}
\]

VPSHUF D (VEX.256 encoded version)
\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[1:0] * 32))[31:0]; \\
\text{DEST}[63:32] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[3:2] * 32))[31:0]; \\
\text{DEST}[95:64] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[5:4] * 32))[31:0]; \\
\text{DEST}[127:96] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[7:6] * 32))[31:0]; \\
\text{DEST}[159:128] & \leftarrow (\text{SRC}[255:128] >> (\text{ORDER}[1:0] * 32))[31:0]; \\
\text{DEST}[191:160] & \leftarrow (\text{SRC}[255:128] >> (\text{ORDER}[3:2] * 32))[31:0]; \\
\text{DEST}[223:192] & \leftarrow (\text{SRC}[255:128] >> (\text{ORDER}[5:4] * 32))[31:0]; \\
\text{DEST}[255:224] & \leftarrow (\text{SRC}[255:128] >> (\text{ORDER}[7:6] * 32))[31:0]; \\
\text{DEST}[\text{MAX\_VL}-1:256] & \leftarrow 0
\end{align*}
\]

VPSHUF D (VEX.128 encoded version)
\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[1:0] * 32))[31:0]; \\
\text{DEST}[63:32] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[3:2] * 32))[31:0]; \\
\text{DEST}[95:64] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[5:4] * 32))[31:0]; \\
\text{DEST}[127:96] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[7:6] * 32))[31:0]; \\
\text{DEST}[\text{MAX\_VL}-1:128] & \leftarrow 0
\end{align*}
\]

PSHUFD (128-bit Legacy SSE version)
\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[1:0] * 32))[31:0]; \\
\text{DEST}[63:32] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[3:2] * 32))[31:0]; \\
\text{DEST}[95:64] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[5:4] * 32))[31:0]; \\
\text{DEST}[127:96] & \leftarrow (\text{SRC}[127:0] >> (\text{ORDER}[7:6] * 32))[31:0]; \\
\text{DEST}[\text{MAX\_VL}-1:128] & \leftarrow \text{(Unmodified)}
\end{align*}
\]

Intel C/C++ Compiler Intrinsic Equivalent
\[
\begin{align*}
\text{VPSHUFD} \quad \text{__m512i} & \quad \text{__mm512_shuffle_epi32}_{(\text{__m512i} a, \text{int n})}; \\
\text{VPSHUFD} \quad \text{__m512i} & \quad \text{__mm512_mask_shuffle_epi32}_{(\text{__m512i} s, \text{__mmask16} k, \text{__m512i} a, \text{int n})}; \\
\text{VPSHUFD} \quad \text{__m512i} & \quad \text{__mm512_maskz_shuffle_epi32}_{(\text{__mmask16} k, \text{__m512i} a, \text{int n})}; \\
\text{VPSHUFD} \quad \text{__m256i} & \quad \text{__mm256_mask_shuffle_epi32}_{(\text{__m256i} s, \text{__mmask8} k, \text{__m256i} a, \text{int n})}; \\
\text{VPSHUFD} \quad \text{__m256i} & \quad \text{__mm256_maskz_shuffle_epi32}_{(\text{__mmask8} k, \text{__m256i} a, \text{int n})}; \\
\text{VPSHUFD} \quad \text{__m128i} & \quad \text{__mm_mask_shuffle_epi32}_{(\text{__m128i} s, \text{__mmask8} k, \text{__m128i} a, \text{int n})}; \\
\text{VPSHUFD} \quad \text{__m128i} & \quad \text{__mm_maskz_shuffle_epi32}_{(\text{__mmask8} k, \text{__m128i} a, \text{int n})}; \\
\text{(V)PSHUFD} \quad \text{__m128i} & \quad \text{__mm_shuffle_epi32}_{(\text{__m128i} a, \text{int n})}; \\
\text{VPSHUFD} \quad \text{__m256i} & \quad \text{__mm256_shuffle_epi32}_{(\text{__m256i} a, \text{int n})};
\end{align*}
\]

SIMD Floating-Point Exceptions

None
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.
**PSLLDQ—Byte Shift Left**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 73 /7 ib</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift xmm1 left by imm8 bytes while shifting in 0s and store result in xmm1.</td>
</tr>
<tr>
<td>PSLLDQ xmm1, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDD.128.66.0F 73 /7 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift xmm2 left by imm8 bytes while shifting in 0s and store result in xmm1.</td>
</tr>
<tr>
<td>VPSLLDQ xmm1, xmm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDD.256.66.0F 73 /7 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift ymm2 left by imm8 bytes while shifting in 0s and store result in ymm1.</td>
</tr>
<tr>
<td>VPSLLDQ ymm1, ymm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F 73 /7 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift xmm2/m128 left by imm8 bytes while shifting in 0s and store result in xmm1.</td>
</tr>
<tr>
<td>VPSLLDQ xmm1,xmm2/ m128, imm8</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F 73 /7 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift ymm2/m256 left by imm8 bytes while shifting in 0s and store result in ymm1.</td>
</tr>
<tr>
<td>VPSLLDQ ymm1, ymm2/m256, imm8</td>
<td></td>
<td></td>
<td>AVX512BW</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F 73 /7 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift zmm2/m512 left by imm8 bytes while shifting in 0s and store result in zmm1.</td>
</tr>
<tr>
<td>VPSLLDQ zmm1, zmm2/m512, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MI</td>
<td>ModRM/r/m (r, w)</td>
<td>Imm8</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>VMI</td>
<td>VEX.vvvv (w)</td>
<td>ModRM/r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>EVEX.vvvv (w)</td>
<td>ModRM/r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Shifts the source operand to the left by the number of bytes specified in the count operand. The empty low-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s.

The source and destination operands are XMM registers. The count operand is an 8-bit immediate.

128-bit Legacy SSE version: The source and destination operands are the same. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the corresponding YMM register are zeroed.

VEX.256 encoded version: The source operand is YMM register. The destination operand is an YMM register.

EVEX encoded versions: The source operand is a vector register or a memory location. The destination operand is a vector register.

Note: In VEX encoded versions, VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register.
Operation

VPSLLDQ (EVEX.U1.512 encoded version)
TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST[127:0] ← SRC[127:0] << (TEMP * 8)
DEST[MAX_VL-1:512] ← 0

VPSLLDQ (VEX.256 and EVEX.U1.256 encoded version)
TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST[127:0] ← SRC[127:0] << (TEMP * 8)
DEST[MAX_VL-1:256] ← 0

VPSLLDQ (VEX.128 and EVEX.U1.128 encoded version)
TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST ← SRC << (TEMP * 8)
DEST[MAX_VL-1:128] ← 0

PSLLDQ (128-bit Legacy SSE version)
TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST ← DEST << (TEMP * 8)
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
(V)PSLLDQ __m128i _mm_bslli_epi128 ( __m128i a, int imm)
VPSLLDQ __m256i _mm256_bslli_epi128 ( __m256i a, const int imm)
VPSLLDQ __m512i _mm512_bslli_epi128 ( __m512i a, const int imm)

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 7.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
## PSLLW/PSLLD/PSLLQ—Bit Shift Left

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F F1/r PSLLW xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 left by amount specified in xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 71 /6 ib PSLLW xmm1, imm8</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 72 /6 ib PSLLD xmm1, imm8</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift doublewords in xmm1 left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 73 /6 ib PSLLQ xmm1, imm8</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift quadwords in xmm1 left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG F1/r VPSLLW xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift words in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG F2/r VPSLLD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift doublewords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG F3/r VPSLLQ xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift quadwords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG F1/r VPSLLW ymm1, ymm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift words in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG F2/r VPSLLD ymm1, ymm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG F3/r VPSLLQ ymm1, ymm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>Opcode/ Instruction</td>
<td>Op / En</td>
<td>64/32 bit Mode Support</td>
<td>CPUID Feature Flag</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>---------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in xmm2 left by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in ymm2 left by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift words in zmm2 left by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W1 /6 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in xmm2/m128 left by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W1 /6 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in ymm2/m256 left by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W1 /6 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift words in zmm2/m512 left by imm8 while shifting in 0 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W0 F2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 F2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 F2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2 left by amount specified in xmm3/m128 while shifting in 0s under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W0 72 /6 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2/m128/m32bcst left by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W0 72 /6 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2/m256/m32bcst left by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W0 72 /6 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2/m512/m32bcst left by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 F3 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, A-Z

### Instruction Set

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the first source operand to the left by the number of bits specified in the count operand. As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s.

Note that only the first 64-bits of a 128-bit count operand are checked to compute the count. If the second source operand is a memory address, 128 bits are loaded.

The PSLLW instruction shifts each of the words in the first source operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the first source operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the first source operand.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MI</td>
<td>ModRM:r/m (r, w)</td>
<td>Imm8</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>VMI</td>
<td>VEX.ffffffw (w)</td>
<td>ModRM:r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.ffffffw (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>VEX.ffffffw (w)</td>
<td>ModRM:r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FVI</td>
<td>VEX.ffffffw (w)</td>
<td>ModRM:r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>M128</td>
<td>ModRMreg (w)</td>
<td>VEX.ffffffw (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Shifting the bits in the individual data elements (words, doublewords, or quadword) in the first source operand to the left by the number of bits specified in the count operand. As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s.

Note that only the first 64-bits of a 128-bit count operand are checked to compute the count. If the second source operand is a memory address, 128 bits are loaded.

The PSLLW instruction shifts each of the words in the first source operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the first source operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the first source operand.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.
LOGICAL_LEFT_SHIFT_WORDS(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 15)
THEN
  DEST[127:0] ← 00000000000000000000000000000000H
ELSE
  DEST[15:0] ← ZeroExtend(SRC[15:0] << COUNT);
  (* Repeat shift operation for 2nd through 7th words *)
  DEST[127:112] ← ZeroExtend(SRC[127:112] << COUNT);
FI;

LOGICAL_LEFT_SHIFT_DWORDS1(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
THEN
  DEST[31:0] ← 0
ELSE
  DEST[31:0] ← ZeroExtend(SRC[31:0] << COUNT);
FI;

LOGICAL_LEFT_SHIFT_DWORDS(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
THEN
  DEST[127:0] ← 00000000000000000000000000000000H
ELSE
  DEST[31:0] ← ZeroExtend(SRC[31:0] << COUNT);
  (* Repeat shift operation for 2nd through 3rd words *)
  DEST[127:96] ← ZeroExtend(SRC[127:96] << COUNT);
FI;

LOGICAL_LEFT_SHIFT_QWORDS1(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 63)
THEN
  DEST[63:0] ← 0
ELSE
  DEST[63:0] ← ZeroExtend(SRC[63:0] << COUNT);
LOGICAL_LEFT_SHIFT_QWORDS(SRC, COUNT_SRC)
COUNT = COUNT_SRC[63:0];
IF (COUNT > 63)
THEN
   DEST[127:0] = \text{00000000000000000000000000000000H}
ELSE
   DEST[63:0] = \text{ZeroExtend(SRC[63:0] \ll COUNT)};
       DEST[127:64] = \text{ZeroExtend(SRC[127:64] \ll COUNT)};
FI;
LOGICAL_LEFT_SHIFT_WORDS_256b(SRC, COUNT_SRC)
COUNT = COUNT_SRC[63:0];
IF (COUNT > 15)
THEN
   DEST[127:0] = \text{00000000000000000000000000000000H}
   DEST[255:128] = \text{00000000000000000000000000000000H}
ELSE
   DEST[15:0] = \text{ZeroExtend(SRC[15:0] \ll COUNT)};
   (* Repeat shift operation for 2nd through 15th words *)
   DEST[255:240] = \text{ZeroExtend(SRC[255:240] \ll COUNT)};
FI;
LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC, COUNT_SRC)
COUNT = COUNT_SRC[63:0];
IF (COUNT > 31)
THEN
   DEST[127:0] = \text{00000000000000000000000000000000H}
   DEST[255:128] = \text{00000000000000000000000000000000H}
ELSE
   DEST[31:0] = \text{ZeroExtend(SRC[31:0] \ll COUNT)};
   (* Repeat shift operation for 2nd through 7th words *)
   DEST[255:224] = \text{ZeroExtend(SRC[255:224] \ll COUNT)};
FI;
LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC, COUNT_SRC)
COUNT = COUNT_SRC[63:0];
IF (COUNT > 63)
THEN
   DEST[127:0] = \text{00000000000000000000000000000000H}
   DEST[255:128] = \text{00000000000000000000000000000000H}
ELSE
   DEST[63:0] = \text{ZeroExtend(SRC[63:0] \ll COUNT)};
       DEST[127:64] = \text{ZeroExtend(SRC[127:64] \ll COUNT)};
       DEST[191:128] = \text{ZeroExtend(SRC[191:128] \ll COUNT)};
       DEST[255:192] = \text{ZeroExtend(SRC[255:192] \ll COUNT)};
FI;
**VPSLLW (EVEX versions, xmm/m128)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
   TMP_DEST[127:0] ← LOGICAL_LEFT_SHIFT_WORDS_128b(SRC1[127:0], SRC2)
FI;

IF VL = 256
   TMP_DEST[255:0] ← LOGICAL_LEFT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
FI;

IF VL = 512
   TMP_DEST[255:0] ← LOGICAL_LEFT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
   TMP_DEST[511:256] ← LOGICAL_LEFT_SHIFT_WORDS_256b(SRC1[511:256], SRC2)
FI;

FOR j ← 0 TO KL-1
   i ← j * 16
   IF k1[j] OR *no writemask*
      THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+15:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+15:i] = 0
      FI
   FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VPSLLW (EVEX versions, imm8)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
   TMP_DEST[127:0] ← LOGICAL_LEFT_SHIFT_WORDS_128b(SRC1[127:0], imm8)
FI;

IF VL = 256
   TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
FI;

IF VL = 512
   TMP_DEST[255:0] ← LOGICAL_LEFT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
   TMP_DEST[511:256] ← LOGICAL_LEFT_SHIFT_WORDS_256b(SRC1[511:256], imm8)
FI;

FOR j ← 0 TO KL-1
   i ← j * 16
   IF k1[j] OR *no writemask*
      THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+15:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+15:i] = 0
      FI
   FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0
VPSLLW (ymm, ymm, xmm/m128) - VEX
DEST[255:0] ← LOGICAL_LEFT_SHIFT_WORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0;

VPSLLW (ymm, imm8) - VEX
DEST[255:0] ← LOGICAL_LEFT_SHIFT_WORD_256b(SRC1, imm8)
DEST[MAX_VL-1:256] ← 0;

VPSLLW (xmm, ymm, xmm/m128) - VEX
DEST[127:0] ← LOGICAL_LEFT_SHIFT_WORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPSLLW (xmm, imm8) - VEX
DEST[127:0] ← LOGICAL_LEFT_SHIFT_WORDS(SRC1, imm8)
DEST[MAX_VL-1:128] ← 0

PSLLW (xmm, xmm, xmm/m128) - VEX
DEST[127:0] ← LOGICAL_LEFT_SHIFT_WORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSLLW (xmm, imm8)
DEST[127:0] ← LOGICAL_LEFT_SHIFT_WORDS(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)

VPSLLD (EVEX versions, imm8)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+31:i] ← LOGICAL_LEFT_SHIFT_DWORDS1(SRC1[31:0], imm8)
    ELSE DEST[i+31:i] ← LOGICAL_LEFT_SHIFT_DWORDS1(SRC1[i+31:i], imm8)
  FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPSLLD (EVEX versions, xmm/m128)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF VL = 128
  TMP_DEST[127:0] ← LOGICAL_LEFT_SHIFT_DWORDS_128b(SRC1[127:0], SRC2)
FI;
IF VL = 256
  TMP_DEST[255:0] ← LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC1[255:0], SRC2)
FI;
IF VL = 512
  TMP_DEST[255:0] ← LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC1[255:0], SRC2)
  TMP_DEST[511:256] ← LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC1[511:256], SRC2)
FI;

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
  FI
FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VPSLLD (ymm, ymm, xmm/m128) - VEX
DEST[255:0] ← LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0;

VPSLLD (ymm, imm8) - VEX
DEST[255:0] ← LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC1, imm8)
DEST[MAX_VL-1:256] ← 0;

VPSLLD (xmm, xmm, xmm/m128) - VEX
DEST[127:0] ← LOGICAL_LEFT_SHIFT_DWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0;

VPSLLD (xmm, imm8) - VEX
DEST[127:0] ← LOGICAL_LEFT_SHIFT_DWORDS(SRC1, imm8)
DEST[MAX_VL-1:128] ← 0;

PSLLD (xmm, xmm, xmm/m128)
DEST[127:0] ← LOGICAL_LEFT_SHIFT_DWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSLLD (xmm, imm8)
DEST[127:0] ← LOGICAL_LEFT_SHIFT_DWORDS(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)

VPSLLQ (EVEX versions, imm8)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+63:i] ← LOGICAL_LEFT_SHIFT_QWORDS1(SRC1[63:0], imm8)
      ELSE DEST[i+63:i] ← LOGICAL_LEFT_SHIFT_QWORDS1(SRC1[i+63:i], imm8)
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+63:i] ← 0
  FI
VPSLLQ (EVEX versions, xmm/m128)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF VL = 128
    TMP_DEST[127:0] <- LOGICAL_LEFT_SHIFT_QWORDS_128b(SRC1[127:0], SRC2)
    FI;

IF VL = 256
    TMP_DEST[255:0] <- LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
    FI;

IF VL = 512
    TMP_DEST[255:0] <- LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
    TMP_DEST[511:256] <- LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC1[511:256], SRC2)
    FI;

FOR j <- 0 TO KL-1
    i <- j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] <- TMP_DEST[i+63:i]
        ELSE IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+63:i] <- 0
        FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] <- 0

VPSLLQ (ymm, ymm, xmm/m128) - VEX

DEST[255:0] <- LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] <- 0;

VPSLLQ (ymm, imm8) - VEX

DEST[255:0] <- LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC1, imm8)
DEST[MAX_VL-1:256] <- 0;

VPSLLQ (xmm, xmm, xmm/m128) - VEX

DEST[127:0] <- LOGICAL_LEFT_SHIFT_QWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] <- 0

VPSLLQ (xmm, imm8) - VEX

DEST[127:0] <- LOGICAL_LEFT_SHIFT_QWORDS(SRC1, imm8)
DEST[MAX_VL-1:128] <- 0

PSLLQ (xmm, xmm, xmm/m128)

DEST[127:0] <- LOGICAL_LEFT_SHIFT_QWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSLLQ (xmm, imm8)

DEST[127:0] <- LOGICAL_LEFT_SHIFT_QWORDS(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)
Intel C/C++ Compiler Intrinsic Equivalent

VPSLLD __m512i _mm512_slli_epi32(__m512i a, unsigned int imm);
VPSLLD __m512i _mm512_mask_slli_epi32(__m512i s, __mmask16 k, __m512i a, unsigned int imm);
VPSLLD __m256i _mm256_mask_slli_epi32(__m256i s, __mmask8 k, __m256i a, unsigned int imm);
VPSLLD __m256i _mm256_maskz_slli_epi32(__mmask8 k, __m256i a, unsigned int imm);
VPSLLD __m128i _mm_mask_slli_epi32(__m128i s, __mmask8 k, __m128i a, unsigned int imm);
VPSLLD __m128i _mm_maskz_slli_epi32(__mmask8 k, __m128i a, unsigned int imm);

VPSLLQ __m512i _mm512_mask_slli_epi64(__m512i a, unsigned int imm);
VPSLLQ __m512i _mm512_mask_slli_epi64(__m512i s, __mmask8 k, __m512i a, unsigned int imm);
VPSLLQ __m256i _mm256_mask_slli_epi64(__m256i s, __mmask8 k, __m256i a, unsigned int imm);
VPSLLQ __m256i _mm256_maskz_slli_epi64(__mmask8 k, __m256i a, unsigned int imm);
VPSLLQ __m128i _mm_mask_slli_epi64(__m128i s, __mmask8 k, __m128i a, unsigned int imm);
VPSLLQ __m128i _mm_maskz_slli_epi64(__mmask8 k, __m128i a, unsigned int imm);

VPSLLW __m512i _mm512_slli_epi16(__m512i a, unsigned int imm);
VPSLLW __m512i _mm512_mask_slli_epi16(__m512i s, __mmask32 k, __m512i a, unsigned int imm);
VPSLLW __m256i _mm256_mask_slli_epi16(__m256i s, __mmask16 k, __m256i a, unsigned int imm);
VPSLLW __m256i _mm256_maskz_slli_epi16(__mmask16 k, __m256i a, unsigned int imm);
VPSLLW __m128i _mm_mask_slli_epi16(__m128i s, __mmask8 k, __m128i a, unsigned int imm);
VPSLLW __m128i _mm_maskz_slli_epi16(__mmask8 k, __m128i a, unsigned int imm);
INSTRUCTION SET REFERENCE, A-Z

VPSLLQ __m256i _mm256_sll_epi64 (__m256i m, __m128i count)

SIMD Floating-Point Exceptions
None

Other Exceptions
VEX-encoded instructions:
   Syntax with RM/RVM operand encoding, see Exceptions Type 4.
   Syntax with MI/VMI operand encoding, see Exceptions Type 7.
EVEX-encoded VPSLLW, see Exceptions Type E4NF.nb.
EVEX-encoded VPSLLD/Q:
   Syntax with M128 operand encoding, see Exceptions Type E4NF.nb.
   Syntax with FVI operand encoding, see Exceptions Type E4.
## PSRAW/PSRAD/PSRAQ—Bit Shift Arithmetic Right

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F E1/r PSRAW xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>66 0F 71 /4 ib PSRAW xmm1, imm8</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>66 0F E2 /r PSRAD xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift doublewords in xmm1 right by amount specified in xmm2/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>66 0F 72 /4 ib PSRAD xmm1, imm8</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift doublewords in xmm1 right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG E1 /r VPSRAW xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDD.128.66.0F.WIG 71 /4 ib VPSRAW xmm1, xmm2, imm8</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift words in xmm2 right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG E2 /r VPSRAD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDD.128.66.0F.WIG 72 /4 ib VPSRAD xmm1, xmm2, imm8</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift doublewords in xmm2 right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG E1 /r VPSRAW ymm1, ymm2, ymm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift words in ymm2 right by amount specified in ymm3/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDD.256.66.0F.WIG 71 /4 ib VPSRAW ymm1, ymm2, imm8</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift words in ymm2 right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG E2 /r VPSRAD ymm1, ymm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by amount specified in ymm3/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDD.256.66.0F.WIG 72 /4 ib VPSRAD ymm1, ymm2, imm8</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG E1 /r VPSRAW xmm1 [k1]{z}, xmm2, xmm3/m128</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG E1 /r VPSRAW ymm1 [k1]{z}, ymm2, xmm3/m128</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG E1 /r VPSRAW zmm1 [k1]{z}, zmm2, xmm3/m128</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in zmm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.WIG 71 /4 ib VPSRAW xmm1 [k1]{z}, xmm2/m128, imm8</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in xmm2/m128 right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>Opcode/ Instruction</td>
<td>Op / En</td>
<td>64/32 bit Mode Support</td>
<td>CPUID Feature Flag</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>---------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.WIG 71 /4 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in ymm2/m256 right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.WIG 71 /4 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Shift words in zmm2/m512 right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W0 E2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 E2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 E2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W0 72 /4 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2/m128/m32bcst right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W0 72 /4 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in ymm2/m256/m32bcst right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W0 72 /4 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2/m512/m32bcst right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 E2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 E2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 E2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in zmm2 right by amount specified in xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W1 72 /4 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in xmm2/m128/m64bcst right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W1 72 /4 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in ymm2/m256/m64bcst right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.W1 72 /4 ib</td>
<td>FVI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in zmm2/m512/m64bcst right by imm8 while shifting in sign bits using writemask k1.</td>
</tr>
</tbody>
</table>
Description
Shifts the bits in the individual data elements (words, doublewords, or quadword) in the first source operand to the right by the number of bits specified in the count operand. As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data. If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is filled with the initial value of the sign bit.

Note that only the first 64-bits of a 128-bit count operand are checked to compute the count. If the second source operand is a memory address, 128 bits are loaded.

The (V)PSRAW instruction shifts each of the words in the first source operand to the right by the number of bits specified in the count operand.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The destination operand is a XMM register. The source operand is a XMM register. The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The destination operand is a YMM register. The source operand is a YMM register or a memory location. The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded versions: The destination operand is a ZMM register updated according to the writemask. The count operand is either an 8-bit immediate (the immediate count version) or an 8-bit value from an XMM register or a memory location (the variable count version). For the immediate count version, the source operand (the second operand) can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location. For the variable count version, the first source operand (the second operand) is a ZMM register, the second source operand (the third operand, 8-bit variable count) can be an XMM register or a memory location.

Operation

ARITHMETIC_RIGHT_SHIFT_DWORDS1(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
THEN
  DEST[31:0] ← SignBit
ELSE
  DEST[31:0] ← SignExtend(SRC[31:0] >> COUNT);
FI;

ARITHMETIC_RIGHT_SHIFT_QWORDS1(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 63)
THEN
  DEST[63:0] ← SignBit
ELSE
  DEST[63:0] ← SignExtend(SRC[63:0] >> COUNT);
FI;

ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 15)
  THEN COUNT ← 16;
FI;
DEST[15:0] ← SignExtend(SRC[15:0] >> COUNT);
  (* Repeat shift operation for 2nd through 15th words *)
DEST[255:240] ← SignExtend(SRC[255:240] >> COUNT);

ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
  THEN COUNT ← 32;
FI;
DEST[31:0] ← SignExtend(SRC[31:0] >> COUNT);
  (* Repeat shift operation for 2nd through 7th words *)
DEST[255:224] ← SignExtend(SRC[255:224] >> COUNT);

ARITHMETIC_RIGHT_SHIFT_QWORDS(SRC, COUNT_SRC, VL) ; VL: 128b, 256b or 512b
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 63)
  THEN COUNT ← 64;
FI;
DEST[63:0] ← SignExtend(SRC[63:0] >> COUNT);
  (* Repeat shift operation for 2nd through 7th words *)
DEST[VL-1:VL-64] ← SignExtend(SRC[VL-1:VL-64] >> COUNT);

ARITHMETIC_RIGHT_SHIFT_WORDS(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 15)
  THEN COUNT ← 16;
FI;
DEST[15:0] ← SignExtend(SRC[15:0] >> COUNT);
  (* Repeat shift operation for 2nd through 15th words *)
DEST[127:112] ← SignExtend(SRC[127:112] >> COUNT);

ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
  THEN COUNT ← 32;
FI;
DEST[31:0] ← SignExtend(SRC[31:0] >> COUNT);
  (* Repeat shift operation for 2nd through 3rd words *)
DEST[127:96] ← SignExtend(SRC[127:96] >> COUNT);
**VPSRAW (EVEX versions, xmm/m128)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
    TMP_DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_128b(SRC1[127:0], SRC2)
FI;

IF VL = 256
    TMP_DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
FI;

IF VL = 512
    TMP_DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
    TMP_DEST[511:256] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1[511:256], SRC2)
FI;

FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+15:i] = 0
        FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VPSRAW (EVEX versions, imm8)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
    TMP_DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_128b(SRC1[127:0], imm8)
FI;

IF VL = 256
    TMP_DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
FI;

IF VL = 512
    TMP_DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
    TMP_DEST[511:256] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1[511:256], imm8)
FI;

FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+15:i] = 0
        FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

Ref. # 319433-023
VPSRAW (ymm, ymm, xmm/m128) - VEX
DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPSRAW (ymm, imm8) - VEX
DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1, imm8)
DEST[MAX_VL-1:256] ← 0

VPSRAW (xmm, xmm, xmm/m128) - VEX
DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPSRAW (xmm, imm8) - VEX
DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1, imm8)
DEST[MAX_VL-1:128] ← 0

PSRAW (xmm, xmm, xmm/m128)
DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSRAW (xmm, imm8)
DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)

VPSRAD (EVEX versions, imm8)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+31:i] ← ARITHMETIC_RIGHT_SHIFT_DWORDS1(SRC1[31:0], imm8)
      ELSE DEST[i+31:i] ← ARITHMETIC_RIGHT_SHIFT_DWORDS1(SRC1[i+31:i], imm8)
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
VPSRAD (EVEX versions, xmm/m128)

KL, VL = (4, 128), (8, 256), (16, 512)

IF VL = 128
  TMP_DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS_128b(SRC1[127:0], SRC2)
FI;

IF VL = 256
  TMP_DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC1[255:0], SRC2)
FI;

IF VL = 512
  TMP_DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC1[255:0], SRC2)
  TMP_DEST[511:256] ← ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC1[511:256], SRC2)
FI;

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VPSRAD (ymm, ymm, xmm/m128) - VEX

DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPSRAD (ymm, imm8) - VEX

DEST[255:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC1, imm8)
DEST[MAX_VL-1:256] ← 0

VPSRAD (xmm, xmm, xmm/m128) - VEX

DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPSRAD (xmm, imm8) - VEX

DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, imm8)
DEST[MAX_VL-1:128] ← 0

PSRAD (xmm, xmm, xmm/m128)

DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSRAD (xmm, imm8)

DEST[127:0] ← ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)
VPSRAQ (EVEX versions, imm8)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
   i ← j * 64
   IF k1[j] OR *no writemask* THEN
      IF (EVEX.b = 1) AND (SRC1 *is memory*)
         THEN DEST[i+63:i] ← ARITHMETIC_RIGHT_SHIFT_QWORDS1(SRC1[63:0], imm8)
         ELSE DEST[i+63:i] ← ARITHMETIC_RIGHT_SHIFT_QWORDS1(SRC1[i+63:i], imm8)
      FI;
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+63:i] ← 0
      FI
   FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPSRAQ (EVEX versions, xmm/m128)
(KL, VL) = (2, 128), (4, 256), (8, 512)
TMP_DEST[VL-1:0] ← ARITHMETIC_RIGHT_SHIFT_QWORDS(SRC1[VL-1:0], SRC2, VL)
FOR j ← 0 TO 7
   i ← j * 64
   IF k1[j] OR *no writemask* THEN
      DEST[i+63:i] ← TMP_DEST[i+63:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+63:i] ← 0
      FI
   FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPSRAD __m512i _mm512_srai_epi32(__m512i a, unsigned int imm);
VPSRAD __m512i _mm512_mask_srai_epi32(__m512i __m512i s, __mmask16 k, __m512i a, unsigned int imm);
VPSRAD __m512i _mm512_maskz_srai_epi32( __mmask16 k, __m512i a, unsigned int imm);
VPSRAD __m256i _mm256_mask_srai_epi32(__m256i s, __mmask8 k, __m256i a, unsigned int imm);
VPSRAD __m256i _mm256_maskz_srai_epi32( __mmask8 k, __m256i a, unsigned int imm);
VPSRAD __m128i _mm_mask_srai_epi32(__m128i s, __mmask8 k, __m128i a, unsigned int imm);
VPSRAD __m128i _mm_maskz_srai_epi32( __mmask8 k, __m128i a, unsigned int imm);
VPSRAD __m512i _mm512_sra_epi32(__m512i a, __m128i cnt);
VPSRAD __m512i _mm512_mask_sra_epi32(__m512i s, __mmask8 k, __m512i a, __m128i cnt);
VPSRAD __m512i _mm512_maskz_sra_epi32( __mmask8 k, __m512i a, __m128i cnt);
VPSRAD __m256i _mm256_sra_epi32(__m256i a, __m128i cnt);
VPSRAD __m256i _mm256_mask_sra_epi32(__m256i s, __mmask8 k, __m256i a, __m128i cnt);
VPSRAD __m256i _mm256_maskz_sra_epi32( __mmask8 k, __m256i a, __m128i cnt);
VPSRAD __m128i _mm_mask_sra_epi32(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSRAD __m128i _mm_maskz_sra_epi32( __mmask8 k, __m128i a, __m128i cnt);
VPSRAQ __m512i _mm512_srai_epi64(__m512i a, unsigned int imm);
VPSRAQ __m512i _mm512_mask_srai_epi64(__m512i s, __mmask8 k, __m512i a, unsigned int imm)
VPSRAQ __m512i __mm512_maskz_srai_epi64(__mmask8 k, __m512i a, unsigned int imm)
VPSRAQ __m256i __mm256_mask_srai_epi64(__m256i s, __mmask8 k, __m256i a, unsigned int imm);
VPSRAQ __m256i __mm256_mask_srai_epi64(__mmask8 k, __m256i a, unsigned int imm);
VPSRAQ __m128i __mm128_mask_srai_epi64(__m128i s, __mmask8 k, __m128i a, unsigned int imm);
VPSRAQ __m128i __mm128_maskz_srai_epi64(__mmask8 k, __m128i a, unsigned int imm);
VPSRAQ __m512i __mm512_sra_epi64(__m512i a, __m128i cnt);
VPSRAQ __m512i __mm512_mask_sra_epi64(__m512i s, __mmask8 k, __m512i a, __m128i cnt);
VPSRAQ __m512i __mm512_maskz_sra_epi64(__mmask8 k, __m512i a, __m128i cnt);
VPSRAW __m512i __mm512_srai_epi16(__m512i a, unsigned int imm);
VPSRAW __m512i __mm512_mask_srai_epi16(__m512i s, __mmask32 k, __m512i a, unsigned int imm);
VPSRAW __m512i __mm512_maskz_srai_epi16(__mmask32 k, __m512i a, unsigned int imm);
VPSRAW __m256i __mm256_mask_sra_epi16(__m256i s, __mmask16 k, __m256i a, unsigned int imm);
VPSRAW __m256i __mm256_maskz_sra_epi16(__mmask16 k, __m256i a, unsigned int imm);
VPSRAW __m128i __mm128_mask_sra_epi16(__m128i s, __mmask8 k, __m128i a, unsigned int imm);
VPSRAW __m128i __mm128_maskz_sra_epi16(__mmask8 k, __m128i a, unsigned int imm);
VPSRAW __m512i __mm512_sra_epi16(__m512i a, __m128i cnt);
VPSRAW __m512i __mm512_mask_sra_epi16(__m512i s, __mmask16 k, __m128i a, __m128i cnt);
VPSRAW __m512i __mm512_maskz_sra_epi16(__mmask16 k, __m128i a, __m128i cnt);
VPSRAW __m256i __mm256_sra_epi16(__m256i m, __m128i count)
PSRAW __m128i __mm128_sra_epi16(__m128i m, int count)
PSRAW __m256i __mm256_sra_epi16(__m256i m, __m128i count)
PSRAD __m128i __mm128_srai32(__m128i m, int count)
PSRAD __m256i __mm256_srai32(__m256i m, __m128i count)

SIMD Floating-Point Exceptions
None

Other Exceptions
VEX-encoded instructions:
  Syntax with RM/RVM operand encoding, see Exceptions Type 4.
  Syntax with M1/VMI operand encoding, see Exceptions Type 7.
EVEX-encoded VPSRAW, see Exceptions Type E4NF.nb.
EVEX-encoded VPSRAD/Q:
  Syntax with M128 operand encoding, see Exceptions Type E4NF.nb.
  Syntax with FVI operand encoding, see Exceptions Type E4.
PSRLDQ—Byte Shift Right

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 73 /3 ib</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift xmm1 right by imm8 bytes while shifting in 0s and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDD.128.66.0F 73 /3 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift xmm2 right by imm8 bytes while shifting in 0s and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDD.256.66.0F 73 /3 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift ymm2 right by imm8 bytes while shifting in 0s and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.WIG 73 /3 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Shift xmm2/m128 right by imm8 bytes while shifting in 0s and store result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.WIG 73 /3 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Shift ymm2/m256 right by imm8 bytes while shifting in 0s and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.WIG 73 /3 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift zmm2/m512 right by imm8 bytes while shifting in 0s and store result in zmm1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>MI</td>
<td>ModRM:r/m (r, w)</td>
<td>Imm8</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>VMI</td>
<td>VEX.vvvv (w)</td>
<td>ModRM:r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>VEX.vvvv (w)</td>
<td>ModRM:r/m (R)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Shifts the source operand to the right by the number of bytes specified in the count operand. The empty high-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s.

The source and destination operands are XMM registers. The count operand is an 8-bit immediate.

128-bit Legacy SSE version: The source and destination operands are the same. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded version: Bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

VEX.256 encoded version: The source operand is YMM register. The destination operand is an YMM register. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded versions: The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register.

### Operation

**VPSRLDQ (EVEX.U1.512 encoded version)**

```assembly
TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST[127:0] ← SRC[127:0] >> (TEMP * 8)
DEST[MAX_VL-1:512] ← 0;
```
**VPSRLDQ (VEX.256 and EVEX.256 encoded version)**

TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST[127:0] ← SRC[127:0] >> (TEMP * 8)
DEST[MAX_VL-1:256] ← 0;

**VPSRLDQ (VEX.128 and EVEX.128 encoded version)**

TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST ← SRC >> (TEMP * 8)
DEST[MAX_VL-1:128] ← 0;

**PSRLDQ (128-bit Legacy SSE version)**

TEMP ← COUNT
IF (TEMP > 15) THEN TEMP ← 16; FI
DEST ← DEST >> (TEMP * 8)
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

(V)PSRLDQ __m128i _mm_srli_si128 ( __m128i a, int imm)
VPSRLDQ __m256i _mm256_bsrli_epi128 ( __m256i, const int)
VPSRLDQ __m512i _mm512_bsrli_epi128 ( __m512i, int)

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 7.
EVEX-encoded instruction, see Exceptions Type E4NF.nb.
### PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F D1 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>PSRLW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 71 /2 ib</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift words in xmm1 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>PSRLW xmm1, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F D2 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift doublewords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>PSRLD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 72 /2 ib</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift doublewords in xmm1 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>PSRLD xmm1, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F D3 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift quadwords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>PSRLQ xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 73 /2 ib</td>
<td>MI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shift quadwords in xmm1 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>PSRLQ xmm1, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG D1 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDD.128.66.0F:WIG 71 /2 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift words in xmm2 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLW xmm1, xmm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG D2 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDD.128.66.0F:WIG 72 /2 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift doublewords in xmm2 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLD xmm1, xmm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG D3 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLQ xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDD.128.66.0F:WIG 73 /2 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shift quadwords in xmm2 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLQ xmm1, xmm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG D1 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLW ymm1, ymm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDD.256.66.0F:WIG 71 /2 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift words in ymm2 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLW ymm1, ymm2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG D2 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSRLD ymm1, ymm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDD.256.66.0F:WIG 72 /2 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>Opcode/ Instruction</td>
<td>Op / En</td>
<td>64/32 bit Mode Support</td>
<td>CPUID Feature Flag</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>---------</td>
<td>------------------------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG D3 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VEX.NDD.256.66.0F.WIG 73 /2 ib</td>
<td>VMI</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in ymm2 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG D1 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG 71 /2 ib</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG D1 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Shift words in zmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.WIG 71 /2 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in xmm2/m128 right by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.WIG 71 /2 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512Bw</td>
<td>Shift words in ymm2/m256 right by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.512.66.0F.WIG 71 /2 ib</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Shift words in zmm2/m512 right by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W0 D2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 D2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 D2 /r</td>
<td>M128</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2 right by amount specified in xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.128.66.0F.W0 72 /2 ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2/m128/m32bcst right by imm8 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDD.256.66.0F.W0 72 /2 ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2/m256/m32bcst right by imm8 while shifting in 0s using writemask k1.</td>
</tr>
</tbody>
</table>
Shifts the bits in the individual data elements (words, doublewords, or quadword) in the first source operand to the right by the number of bits specified in the count operand. As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s.

The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. If the second source operand is a memory address, 128 bits are loaded. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.
The PSRLW instruction shifts each of the words in the first source operand to the right by the number of bits specified in the count operand; the PSRLD instruction shifts each of the doublewords in the first source operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the first source operand.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The destination operand is a XMM register. The source operand is a XMM register. The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The destination operand is a YMM register. The source operand is a YMM register or a memory location. The count operand can come either from an XMM register or a memory location or an 8-bit immediate. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded versions: The destination operand is a ZMM register updated according to the writemask. The count operand is either an 8-bit immediate (the immediate count version) or an 8-bit value from an XMM register or a memory location (the variable count version). For the immediate count version, the source operand (the second operand) can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location. For the variable count version, the first source operand (the second operand) is a ZMM register, the second source operand (the third operand, 8-bit variable count) can be an XMM register or a memory location.

Note: In VEX/EVEX encoded versions of shifts with an immediate count, vvvv of VEX/EVEX encode the destination register, and VEX.B/EVEX.B + ModRM.r/m encodes the source register.

Operation

LOGICAL_RIGHT_SHIFT_DWORDS1(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
THEN
  DEST[31:0] ← 0
ELSE
  DEST[31:0] ← ZeroExtend(SRC[31:0] >> COUNT);
FI;

LOGICAL_RIGHT_SHIFT_QWORDS1(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 63)
THEN
  DEST[63:0] ← 0
ELSE
  DEST[63:0] ← ZeroExtend(SRC[63:0] >> COUNT);
FI;

LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 15)
THEN
  DEST[255:0] ← 0
ELSE
  DEST[255:0] ← ZeroExtend(SRC[255:0] >> COUNT);
(* Repeat shift operation for 2nd through 15th words *)
  DEST[255:240] ← ZeroExtend(SRC[255:240] >> COUNT);
FI;

LOGICAL_RIGHT_SHIFT_WORDS(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 15)
THEN
   DEST[127:0] ← 00000000000000000000000000000000H
ELSE
   DEST[15:0] ← ZeroExtend(SRC[15:0] >> COUNT);
   (* Repeat shift operation for 2nd through 7th words *)
   DEST[127:112] ← ZeroExtend(SRC[127:112] >> COUNT);
FI;

LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
THEN
   DEST[255:0] ← 0
ELSE
   DEST[31:0] ← ZeroExtend(SRC[31:0] >> COUNT);
   (* Repeat shift operation for 2nd through 3rd words *)
   DEST[255:224] ← ZeroExtend(SRC[255:224] >> COUNT);
FI;

LOGICAL_RIGHT_SHIFT_DWORDS(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 31)
THEN
   DEST[127:0] ← 00000000000000000000000000000000H
ELSE
   DEST[31:0] ← ZeroExtend(SRC[31:0] >> COUNT);
   (* Repeat shift operation for 2nd through 3rd words *)
   DEST[127:96] ← ZeroExtend(SRC[127:96] >> COUNT);
FI;

LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 63)
THEN
   DEST[255:0] ← 0
ELSE
   DEST[63:0] ← ZeroExtend(SRC[63:0] >> COUNT);
   DEST[127:64] ← ZeroExtend(SRC[127:64] >> COUNT);
   DEST[255:192] ← ZeroExtend(SRC[255:192] >> COUNT);
FI;

LOGICAL_RIGHT_SHIFT_QWORDS(SRC, COUNT_SRC)
COUNT ← COUNT_SRC[63:0];
IF (COUNT > 63)
THEN
   DEST[127:0] ← 00000000000000000000000000000000H
ELSE
   DEST[63:0] ← ZeroExtend(SRC[63:0] >> COUNT);
   DEST[127:64] ← ZeroExtend(SRC[127:64] >> COUNT);
FI;
VPSRLW (EVEX versions, xmm/m128)

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
    TMP_DEST[127:0] ← LOGICAL_RIGHT_SHIFT_WORDS_128b(SRC1[127:0], SRC2)
FI;

IF VL = 256
    TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
FI;

IF VL = 512
    TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], SRC2)
    TMP_DEST[511:256] ← LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[511:256], SRC2)
FI;

FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE *zeroing-masking* ; zeroing-masking
                    DEST[i+15:i] = 0
            FI
        FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

VPSRLW (EVEX versions, imm8)

(KL, VL) = (8, 128), (16, 256), (32, 512)

IF VL = 128
    TMP_DEST[127:0] ← LOGICAL_RIGHT_SHIFT_WORDS_128b(SRC1[127:0], imm8)
FI;

IF VL = 256
    TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
FI;

IF VL = 512
    TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[255:0], imm8)
    TMP_DEST[511:256] ← LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1[511:256], imm8)
FI;

FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
                ELSE *zeroing-masking* ; zeroing-masking
                    DEST[i+15:i] = 0
            FI
        FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0
VPSRLW (ymm, ymm, xmm/m128) - VEX
DEST[255:0] \leftarrow \text{LOGICAL_RIGHT_SHIFT_WORDS_256b}(SRC1, SRC2)
DEST[MAX_VL-1:256] \leftarrow 0;

VPSRLW (ymm, imm8) - VEX
DEST[255:0] \leftarrow \text{LOGICAL_RIGHT_SHIFT_WORDS_256b}(SRC1, imm8)
DEST[MAX_VL-1:256] \leftarrow 0;

VPSRLW (xmm, xmm, xmm/m128) - VEX
DEST[127:0] \leftarrow \text{LOGICAL_RIGHT_SHIFT_WORDS}(SRC1, SRC2)
DEST[MAX_VL-1:128] \leftarrow 0

VPSRLW (xmm, imm8) - VEX
DEST[127:0] \leftarrow \text{LOGICAL_RIGHT_SHIFT_WORDS}(SRC1, imm8)
DEST[MAX_VL-1:128] \leftarrow 0

PSRLW (xmm, xmm, xmm/m128)
DEST[127:0] \leftarrow \text{LOGICAL_RIGHT_SHIFT_WORDS}(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSRLW (xmm, imm8)
DEST[127:0] \leftarrow \text{LOGICAL_RIGHT_SHIFT_WORDS}(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)

VPSRLD (EVEX versions, xmm/m128)
\((KL, VL) = (4, 128), (8, 256), (16, 512)\)
IF \(VL = 128\)
\hspace{1cm} \text{TMP_DEST[127:0] } \leftarrow \text{LOGICAL_RIGHT_SHIFT_DWORDS_128b}(SRC1[127:0], SRC2)\hspace{1cm} \text{FI};
IF \(VL = 256\)
\hspace{1cm} \text{TMP_DEST[255:0] } \leftarrow \text{LOGICAL_RIGHT_SHIFT_DWORDS_256b}(SRC1[255:0], SRC2)\hspace{1cm} \text{FI};
IF \(VL = 512\)
\hspace{1cm} \text{TMP_DEST[511:256] } \leftarrow \text{LOGICAL_RIGHT_SHIFT_DWORDS_256b}(SRC1[511:256], SRC2)
\hspace{1cm} \text{TMP_DEST[255:0] } \leftarrow \text{LOGICAL_RIGHT_SHIFT_DWORDS_256b}(SRC1[255:0], SRC2)\hspace{1cm} \text{FI};

FOR \(j \leftarrow 0 \text{ TO KL-1}\)
\hspace{1cm} \text{i } \leftarrow j * 32
\hspace{1cm} \text{IF k1[j] OR *no writemask*}
\hspace{1cm} \text{THEN } \text{DEST[i+31:i] } \leftarrow \text{TMP_DEST[i+31:i]}
\hspace{1cm} \text{ELSE}
\hspace{2cm} \text{IF *merging-masking* ; merging-masking}
\hspace{4cm} \text{THEN *DEST[i+31:i] remains unchanged*}
\hspace{4cm} \text{ELSE *zeroing-masking* ; zeroing-masking}
\hspace{6cm} \text{DEST[i+31:i] } \leftarrow 0
\hspace{2cm} \text{FI}
\hspace{1cm} \text{FI} \hspace{1cm} \text{ENDFOR}
\hspace{1cm} \text{DEST[MAX_VL-1:VL] } \leftarrow 0
VPSRLD (EVEX versions, imm8)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+31:i] ← LOGICAL_RIGHT_SHIFT_DWORDS1(SRC1[31:0], imm8)
      ELSE DEST[i+31:i] ← LOGICAL_RIGHT_SHIFT_DWORDS1(SRC1[i+31:i], imm8)
    FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+31:i] ← 0
      FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPSRLD (ymm, ymm, xmm/m128) - VEX
DEST[255:0] ← LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0;

VPSRLD (ymm, imm8) - VEX
DEST[255:0] ← LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1, imm8)
DEST[MAX_VL-1:256] ← 0;

VPSRLD (xmm, xmm, xmm/m128) - VEX
DEST[127:0] ← LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPSRLD (xmm, imm8) - VEX
DEST[127:0] ← LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, imm8)
DEST[MAX_VL-1:128] ← 0

PSRLD (xmm, xmm, xmm/m128)
DEST[127:0] ← LOGICAL_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSRLD (xmm, imm8)
DEST[127:0] ← LOGICAL_RIGHT_SHIFT_DWORDS(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)
INSTRUCTION SET REFERENCE, A-Z

VPSRLQ (EVEX versions, xmm/m128)
(KL, VL) = (2, 128), (4, 256), (8, 512)
TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
TMP_DEST[511:256] ← LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[511:256], SRC2)
IF VL = 128
  TMP_DEST[127:0] ← LOGICAL_RIGHT_SHIFT_QWORDS_128b(SRC1[127:0], SRC2)
FI;
IF VL = 256
  TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
FI;
IF VL = 512
  TMP_DEST[255:0] ← LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[255:0], SRC2)
  TMP_DEST[511:256] ← LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1[511:256], SRC2)
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
      IF *merging-masking*; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking*; zeroing-masking
        DEST[i+63:i] ← 0
      FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPSRLQ (EVEX versions, imm8)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC1 *is memory*)
      THEN DEST[i+63:i] ← LOGICAL_RIGHT_SHIFT_QWORDS1(SRC1[63:0], imm8)
      ELSE DEST[i+63:i] ← LOGICAL_RIGHT_SHIFT_QWORDS1(SRC1[i+63:i], imm8)
    FI;
    ELSE
      IF *merging-masking*; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking*; zeroing-masking
        DEST[i+63:i] ← 0
      FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VPSRLQ (ymm, ymm, xmm/m128) - VEX
DEST[255:0] ← LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0;

VPSRLQ (ymm, imm8) - VEX
DEST[255:0] ← LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1, imm8)
DEST[MAX_VL-1:256] ← 0;
VPSRLQ (xmm, xmm, xmm/m128) - VEX

DEST[127:0] ← LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPSRLQ (xmm, imm8) - VEX

DEST[127:0] ← LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, imm8)
DEST[MAX_VL-1:128] ← 0

PSRLQ (xmm, xmm, xmm/m128)

DEST[127:0] ← LOGICAL_RIGHT_SHIFT_QWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

PSRLQ (xmm, imm8)

DEST[127:0] ← LOGICAL_RIGHT_SHIFT_QWORDS(DEST, imm8)
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VPSRLD __m512i _mm512_srl_epi32(__m512i a, unsigned int imm);
VPSRLD __m512i _mm512_mask_srl_epi32(__m512i s, __mmask16 k, __m512i a, unsigned int imm);
VPSRLD __m256i _mm256_mask_srl_epi32(__m256i s, __mmask8 k, __m256i a, unsigned int imm);
VPSRLD __m128i _mm128_mask_srl_epi32(__m128i s, __mmask8 k, __m128i a, unsigned int imm);
VPSRLD __m512i _mm512_maskz_srl_epi32(__mmask16 k, __m512i a, unsigned int imm);
VPSRLD __m256i _mm256_maskz_srl_epi32(__mmask8 k, __m256i a, unsigned int imm);
VPSRLD __m128i _mm128_maskz_srl_epi32(__mmask8 k, __m128i a, unsigned int imm);

VPSRLQ __m512i _mm512_srl_epi64(__m512i a, __m128i cnt);
VPSRLQ __m512i _mm512_mask_srl_epi64(__m512i s, __mmask32 k, __m512i a, __m128i cnt);
VPSRLQ __m256i _mm256_mask_srl_epi64(__m256i s, __mmask16 k, __m256i a, __m128i cnt);
VPSRLQ __m128i _mm128_mask_srl_epi64(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSRLQ __m512i _mm512_maskz_srl_epi64(__mmask32 k, __m512i a, __m128i cnt);
VPSRLQ __m256i _mm256_maskz_srl_epi64(__mmask16 k, __m256i a, __m128i cnt);
VPSRLQ __m128i _mm128_maskz_srl_epi64(__mmask8 k, __m128i a, __m128i cnt);

VPSRLW __m512i _mm512_srl_epi16(__m512i a, __m128i cnt);
VPSRLW __m256i _mm256_srl_epi16(__m256i s, __mmask8 k, __m256i a, __m128i cnt);
VPSRLW __m128i _mm128_srl_epi16(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSRLW  __m512i  _mm512_maskz_srl_epi16( __mmask32 k, __m512i a, __m128i cnt);
VPSRLW  __m256i  _mm256_mask_srl_epi16( __m256i s, __mmask16 k, __m256i a, __m128i cnt);
VPSRLW  __m256i  _mm256_maskz_srl_epi16( __mmask8 k, __mmask16 a, __m128i cnt);
VPSRLW  __m128i  _mm_mask_srl_epi16( __m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSRLW  __m128i  _mm_maskz_srl_epi16( __mmask8 k, __m128i a, __m128i cnt);
PSRLW  __m128i  _mm_srl_epi16 ( __m128i m, int count)
PSRLW  __m128i  _mm_srl_epi16 ( __m128i m, __m128i count)
VPSRLW  __m256i  _mm256_srl_epi16 ( __m256i m, __m128i count)
PSRLD  __m128i  _mm_srli_epi32 ( __m128i m, int count)
PSRLD  __m128i  _mm_srli_epi32 ( __m128i m, __m128i count)
VPSRDL  __m256i  _mm256_srli_epi32 ( __m256i m, __m128i count)
PSRLQ  __m128i  _mm_srli_epi64 ( __m128i m, int count)
PSRLQ  __m128i  _mm_srli_epi64 ( __m128i m, __m128i count)
VPSRLQ  __m256i  _mm256_srli_epi64 ( __m256i m, __m128i count)

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

VEX-encoded instructions:

- Syntax with RM/RVM operand encoding, see Exceptions Type 4.
- Syntax with MI/VMI operand encoding, see Exceptions Type 7.

EVEX-encoded VPSRLW, see Exceptions Type E4NF.nb.

EVEX-encoded VPSRDL/Q:

- Syntax with M128 operand encoding, see Exceptions Type E4NF.nb.
- Syntax with FVI operand encoding, see Exceptions Type E4.
### VPSLLVW/VPSLLVD/VPSLLVQ—Variable Bit Shift Left Logical

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 47 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSLLVD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 47 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSLLVQ xmm1, xmm2, xmm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 47 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSLLVD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 47 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.</td>
</tr>
<tr>
<td>VPSLLVQ ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 12 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVW xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 12 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVW ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 12 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift words in zmm2 left by amount specified in the corresponding element of zmm3/m512 while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVW zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 47 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2 left by amount specified in the corresponding element of xmm3/m128/m32bcst while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVD xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 47 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2 left by amount specified in the corresponding element of ymm3/m256/m32bcst while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVD ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 47 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2 left by amount specified in the corresponding element of zmm3/m512/m32bcst while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVD zmm1 [k1][z], zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 47 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in xmm2 left by amount specified in the corresponding element of xmm3/m128/m64bcst while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVQ xmm1 [k1][z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 47 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in ymm2 left by amount specified in the corresponding element of ymm3/m256/m64bcst while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVQ ymm1 [k1][z], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 47 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in zmm2 left by amount specified in the corresponding element of zmm3/m512/m64bcst while shifting in 0s using writemask k1.</td>
</tr>
<tr>
<td>VPSLLVQ zmm1 [k1][z], zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Instruction Set Reference, A-Z

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM/reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM/reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM/reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Shifts the bits in the individual data elements (words, doublewords or quadword) in the first source operand to the left by the count value of respective data elements in the second source operand. As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0).

The count values are specified individually in each data element of the second source operand. If the unsigned integer value specified in the respective data element of the second source operand is greater than 15 (for word), 31 (for doublewords), or 63 (for a quadword), then the destination data element are written with 0.

VEX.128 encoded version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an YMM register or a 256-bit memory. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded VPSLLVD/Q: The destination and first source operands are ZMM/YMM/XMM registers. The count operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location. The destination is conditionally updated with writemask k1.

EVEX encoded VPSLLVW: The destination and first source operands are ZMM/YMM/XMM registers. The count operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination is conditionally updated with writemask k1.

### Operation

**VPSLLVW (EVEX encoded version)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:i] ← ZeroExtend(SRC1[i+15:i] ◂ SRC2[i+15:i])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+15:i] remains unchanged* ; zeroing-masking
      ELSE
        DEST[i+15:i] ← 0
    FI
  FI
ENDFOR;

DEST[MAX_VL-1:VL] ← 0;
VPSLLVD (VEX.128 version)
COUNT_0 ← SRC2[31 : 0]
  (* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2 *)
COUNT_3 ← SRC2[100 : 96];
IF COUNT_0 < 32 THEN
  DEST[31:0] ← ZeroExtend(SRC1[31:0] << COUNT_0);
ELSE
  DEST[31:0] ← 0;
  (* Repeat shift operation for 2nd through 4th dwords *)
  IF COUNT_3 < 32 THEN
    DEST[127:96] ← ZeroExtend(SRC1[127:96] << COUNT_3);
  ELSE
    DEST[127:96] ← 0;
  DEST[MAX_VL-1:128] ← 0;
VPSLLVD (VEX.256 version)
COUNT_0 ← SRC2[31 : 0];
  (* Repeat Each COUNT_i for the 2nd through 7th dwords of SRC2 *)
COUNT_7 ← SRC2[228 : 224];
IF COUNT_0 < 32 THEN
  DEST[31:0] ← ZeroExtend(SRC1[31:0] << COUNT_0);
ELSE
  DEST[31:0] ← 0;
  (* Repeat shift operation for 2nd through 7th dwords *)
  IF COUNT_7 < 32 THEN
    DEST[255:224] ← ZeroExtend(SRC1[255:224] << COUNT_7);
  ELSE
    DEST[255:224] ← 0;
  DEST[MAX_VL-1:256] ← 0;
VPSLLVD (EVEX encoded version)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+31:i] ← ZeroExtend(SRC1[i+31:i] << SRC2[31:0]);
    ELSE DEST[i+31:i] ← ZeroExtend(SRC1[i+31:i] << SRC2[i+31:i]);
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;
INSTRUCTION SET REFERENCE, A-Z

VPSLLVQ (VEX.128 version)
COUNT_0 ← SRC2[63:0];
COUNT_1 ← SRC2[127:64];
IF COUNT_0 < 64 THEN
  DEST[63:0] ← ZeroExtend(SRC1[63:0] << COUNT_0);
ELSE
  DEST[63:0] ← 0;
IF COUNT_1 < 64 THEN
  DEST[127:64] ← ZeroExtend(SRC1[127:64] << COUNT_1);
ELSE
  DEST[127:96] ← 0;
DEST[MAX_VL-1:128] ← 0;

VPSLLVQ (VEX.256 version)
COUNT_0 ← SRC2[63:0];
  (* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2 *)
COUNT_3 ← SRC2[197:192];
IF COUNT_0 < 64 THEN
  DEST[63:0] ← ZeroExtend(SRC1[63:0] << COUNT_0);
ELSE
  DEST[63:0] ← 0;
  (* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 64 THEN
  DEST[255:192] ← ZeroExtend(SRC1[255:192] << COUNT_3);
ELSE
  DEST[255:192] ← 0;
DEST[MAX_VL-1:256] ← 0;

VPSLLVQ (EVEX encoded version)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+63:i] ← ZeroExtend(SRC1[i+63:i] << SRC2[63:0])
      ELSE DEST[i+63:i] ← ZeroExtend(SRC1[i+63:i] << SRC2[i+63:i])
    FI;
  ELSE
    IF *merging-mask* ; merging-mask
      THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-mask
      DEST[i+63:i] ← 0
    FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;

Intel C/C++ Compiler Intrinsic Equivalent
VPSLLVW __m512i _mm512_sllv_epi16(__m512i a, __m512i cnt);
VPSLLVW __m512i _mm512_mask_sllv_epi16(__m512i s, __m512i k, __m512i a, __m512i cnt);
VPSLLVW __m512i _mm512_maskz_sllv_epi16(__m512i a, __m512i cnt);
VPSLLVW __m256i _mm256_sllv_epi16(__m256i a, __m256i b);
VPSLLVW __m256i _mm256_mask_sllv_epi16(__m256i s, __m256i k, __m256i a, __m256i b);
VPSLLVW __m256i _mm256_maskz_sllv_epi16(__m256i a, __m256i b);
VPSLLVW __m128i _mm_mask_sllv_epi16(__m128i a, __m128i b);
VPSLLVW __m128i __mm_maskz_sllv_epi16(__mmask8 k, __m128i a, __m128i cnt);
VPSLLVD __m512i __mm512_sllv_epi32(__m512i a, __m512i cnt);
VPSLLVD __m512i __mm512_mask_sllv_epi32(__m512i s, __mmask16 k, __m512i a, __m512i cnt);
VPSLLVD __m512i __mm512_maskz_sllv_epi32(__mmask16 k, __m512i a, __m512i cnt);
VPSLLVD __m256i __mm256_sllv_epi32(__m256i s, __mmask8 k, __m256i a, __m256i cnt);
VPSLLVD __m256i __mm256_mask_sllv_epi32(__mmask8 k, __m256i a, __m256i cnt);
VPSLLVD __m256i __mm256_maskz_sllv_epi32(__mmask8 k, __m256i a, __m256i cnt);
VPSLLVD __m512i __mm512_mask_sllv_epi32(__mmask8 k, __m512i a, __m512i cnt);
VPSLLVD __m512i __mm512_maskz_sllv_epi32(__mmask8 k, __m512i a, __m512i cnt);
VPSLLVD __m128i __mm_mask_sllv_epi32(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSLLVD __m128i __mm128_maskz_sllv_epi32(__mmask8 k, __m128i a, __m128i cnt);
VPSLLVD __m256i __mm256_mask_sllv_epi32(__m256i s, __mmask8 k, __m256i a, __m256i cnt);
VPSLLVD __m256i __mm256_maskz_sllv_epi32(__mmask8 k, __m256i a, __m256i cnt);
VPSLLVD __m128i __mm_mask_sllv_epi32(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSLLVD __m128i __mm128_maskz_sllv_epi32(__mmask8 k, __m128i a, __m128i cnt);

SIMD Floating-Point Exceptions
None

Other Exceptions
VEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded VPSLLVD/VPSLLVQ, see Exceptions Type E4.
EVEX-encoded VPSLLVW, see Exceptions Type E4.nb.
## VPSRLVw/VPSRLVD/VPSRLVQ—Variable Bit Shift Right Logical

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 45 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in Os.</td>
</tr>
<tr>
<td>VPSRLVD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W1 45 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in Os.</td>
</tr>
<tr>
<td>VPSRLVQ xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 45 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in Os.</td>
</tr>
<tr>
<td>VPSRLVD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W1 45 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in Os.</td>
</tr>
<tr>
<td>VPSRLVQ ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 10 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVW xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 10 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Shift words in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVW ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 10 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift words in zmm2 right by amount specified in the corresponding element of zmm3/m512 while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVW zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 45 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128/m32bcst while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVD xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 45 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256/m32bcst while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVD ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 45 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2 right by amount specified in the corresponding element of zmm3/m512/m32bcst while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVD zmm1 [k1][z], zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 45 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128/m64bcst while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVQ xmm1 [k1][z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 45 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shift quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256/m64bcst while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVQ ymm1 [k1][z], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 45 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in zmm2 right by amount specified in the corresponding element of zmm3/m512/m64bcst while shifting in Os using writemask k1.</td>
</tr>
<tr>
<td>VPSRLVQ zmm1 [k1][z], zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**Description**

Shifts the bits in the individual data elements (words, doublewords or quadword) in the first source operand to the right by the count value of respective data elements in the second source operand. As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0).

The count values are specified individually in each data element of the second source operand. If the unsigned integer value specified in the respective data element of the second source operand is greater than 15 (for word), 31 (for doublewords), or 63 (for a quadword), then the destination data element are written with 0.

**VEX.128 encoded version:** The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

**VEX.256 encoded version:** The destination and first source operands are YMM registers. The count operand can be either an YMM register or a 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

**EVEX encoded VPSRLVD/Q:** The destination and first source operands are ZMM/YMM/XMM registers. The count operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location. The destination is conditionally updated with writemask k1.

**EVEX encoded VPSRLVW:** The destination and first source operands are ZMM/YMM/XMM registers. The count operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination is conditionally updated with writemask k1.

**Operation**

**VPSRLVW (EVEX encoded version)**

\[(KL, VL) = (8, 128), (16, 256), (32, 512)\]

FOR \( j \leftarrow 0 \) TO \( KL-1 \)

\( i \leftarrow j \times 16 \)

IF \( k1[j] \) OR *no writemask*

THEN \( \text{DEST}[i+15:i] \leftarrow \text{ZeroExtend}([SRC1[i+15:i] >> SRC2[i+15:i]]) \)

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+15:i] remains unchanged*

ELSE ; zeroing-masking

\( \text{DEST}[i+15:i] \leftarrow 0 \)

FI

ENDFOR;

\( \text{DEST}[\text{MAX_VL}-1:VL] \leftarrow 0; \)
INSTRUCTION SET REFERENCE, A-Z

VPSRLVD (VEX.128 version)
COUNT_0 ← SRC2[31 : 0]
   (* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2 *)
COUNT_3 ← SRC2[127 : 96];
IF COUNT_0 < 32 THEN
    DEST[31:0] ← ZeroExtend(SRC1[31:0] >> COUNT_0);
ELSE
    DEST[31:0] ← 0;
(* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 32 THEN
    DEST[127:96] ← ZeroExtend(SRC1[127:96] >> COUNT_3);
ELSE
    DEST[127:96] ← 0;
DEST[MAX_VL-1:128] ← 0;

VPSRLVD (VEX.256 version)
COUNT_0 ← SRC2[31 : 0];
   (* Repeat Each COUNT_i for the 2nd through 7th dwords of SRC2 *)
COUNT_7 ← SRC2[255 : 224];
IF COUNT_0 < 32 THEN
    DEST[31:0] ← ZeroExtend(SRC1[31:0] >> COUNT_0);
ELSE
    DEST[31:0] ← 0;
(* Repeat shift operation for 2nd through 7th dwords *)
IF COUNT_7 < 32 THEN
    DEST[255:224] ← ZeroExtend(SRC1[255:224] >> COUNT_7);
ELSE
    DEST[255:224] ← 0;
DEST[MAX_VL-1:256] ← 0;

VPSRLVD (EVEX encoded version)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
   i ← j * 32
   IF k1[j] OR *no writemask* THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
         THEN DEST[i+31:i] ← ZeroExtend(SRC1[i+31:i] >> SRC2[31:0])
         ELSE DEST[i+31:i] ← ZeroExtend(SRC1[i+31:i] >> SRC2[i+31:i])
      FI;
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+31:i] remains unchanged*
         ELSE ; zeroing-masking
            DEST[i+31:i] ← 0
      FI
   FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;
VPSRLVQ (VEX.128 version)
COUNT_0 ← SRC2[63 : 0];
COUNT_1 ← SRC2[127 : 64];
IF COUNT_0 < 64 THEN
    DEST[63:0] ← ZeroExtend(SRC1[63:0] >> COUNT_0);
ELSE
    DEST[63:0] ← 0;
IF COUNT_1 < 64 THEN
    DEST[127:64] ← ZeroExtend(SRC1[127:64] >> COUNT_1);
ELSE
    DEST[127:64] ← 0;
DEST[MAX_VL-1:128] ← 0;

VPSRLVQ (VEX.256 version)
COUNT_0 ← SRC2[63 : 0];
(* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2 *)
COUNT_3 ← SRC2[255 : 192];
IF COUNT_0 < 64 THEN
    DEST[63:0] ← ZeroExtend(SRC1[63:0] >> COUNT_0);
ELSE
    DEST[63:0] ← 0;
(* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 64 THEN
    DEST[255:192] ← ZeroExtend(SRC1[255:192] >> COUNT_3);
ELSE
    DEST[255:192] ← 0;
DEST[MAX_VL-1:256] ← 0;

VPSRLVQ (EVEX encoded version)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN DEST[i+63:i] ← ZeroExtend(SRC1[i+63:i] >> SRC2[63:0])
        ELSE DEST[i+63:i] ← ZeroExtend(SRC1[i+63:i] >> SRC2[i+63:i])
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
        FI
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;

Intel C/C++ Compiler Intrinsic Equivalent
VPSRLVW __m512i _mm512_srlv_epi16(__m512i a, __m512i cnt);
VPSRLVW __m512i _mm512_mask_srlv_epi16(__m512i s, __mmask32 k, __m512i a, __m512i cnt);
VPSRLVW __m512i _mm512_maskz_srlv_epi16( __mmask32 k, __m512i a, __m512i cnt);
VPSRLVW __m256i _mm256_mask_srlv_epi16(__m256i s, __mmask16 k, __m256i a, __m256i cnt);
VPSRLVW __m256i _mm256_maskz_srlv_epi16( __mmask16 k, __m256i a, __m256i cnt);
VPSRLVW __m128i _mm_mask_srlv_epi16(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSRLVW __m128i_mm_maskz_srlv_epi16(__mmask8 k, __m128i a, __m128i cnt);
VPSRLVW __m256i_mm256_srlv_epi32 (__m256i m, __m256i count)
VPSRLVD __m512i__mm512_srlv_epi32(__m512i a, __m512i cnt);
VPSRLVD __m512i__mm512_mask_srlv_epi32(__m512i s, __mmask16 k, __m512i a, __m512i cnt);
VPSRLVD __m512i__mm512_maskz_srlv_epi32( __mmask16 k, __m512i a, __m512i cnt);
VPSRLVD __m256i__mm256_srlv_epi32(__m256i s, __mmask8 k, __m256i a, __m256i cnt);
VPSRLVD __m256i__mm256_mask_srlv_epi32(__m256i s, __mmask8 k, __m256i a, __m256i cnt);
VPSRLVD __m256i__mm256_maskz_srlv_epi32( __mmask8 k, __m256i a, __m256i cnt);
VPSRLVD __m128i__mm128_srlv_epi32(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSRLVD __m128i__mm128_mask_srlv_epi32(__m128i s, __mmask8 k, __m128i a, __m128i cnt);
VPSRLVD __m128i__mm128_maskz_srlv_epi32( __mmask8 k, __m128i a, __m128i cnt);

SIMD Floating-Point Exceptions
None

Other Exceptions
VEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded VPSRLVD/Q, see Exceptions Type E4.
EVEX-encoded VPSRLVW, see Exceptions Type E4.nb.
### PSUBB/PSUBW/PSUBD/PSUBQ—Packed Integer Subtract

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F F8 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed byte integers in xmm2/m128 from xmm1.</td>
</tr>
<tr>
<td>PSUBB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F F9 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed word integers in xmm2/m128 from xmm1.</td>
</tr>
<tr>
<td>PSUBW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F FA /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed doubleword integers in xmm2/m128 from xmm1.</td>
</tr>
<tr>
<td>PSUBD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F FB/r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed quadword integers in xmm2/m128 from xmm1.</td>
</tr>
<tr>
<td>PSUBQ xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG F8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed byte integers in xmm3/m128 from xmm2.</td>
</tr>
<tr>
<td>VPSUBB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG F9 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed word integers in xmm3/m128 from xmm2.</td>
</tr>
<tr>
<td>VPSUBW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG FA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed doubleword integers in xmm3/m128 from xmm2.</td>
</tr>
<tr>
<td>VPSUBD xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG FB/r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed quadword integers in xmm3/m128 from xmm2.</td>
</tr>
<tr>
<td>VPSUBQ xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG F8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed byte integers in ymm3/m256 from ymm2.</td>
</tr>
<tr>
<td>VPSUBB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG F9 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed word integers in ymm3/m256 from ymm2.</td>
</tr>
<tr>
<td>VPSUBW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG FA /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed doubleword integers in ymm3/m256 from ymm2.</td>
</tr>
<tr>
<td>VPSUBD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG FB/r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed quadword integers in ymm3/m256 from ymm2.</td>
</tr>
<tr>
<td>VPSUBQ ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG F8 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Subtract packed byte integers in xmm3/m128 from xmm2 and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBB xmm1 [k1][z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG F8 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Subtract packed byte integers in ymm3/m256 from ymm2 and store in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBB ymm1 [k1][z], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:WIG F8 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Subtract packed byte integers in zmm3/m512 from zmm2 and store in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBB zmm1 [k1][z], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, A-Z

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F.W0 FA /r VPSUBD xmm1 [k1][z], xmm2, xmm3/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed doubleword integers in xmm3/m128/m32bcst from xmm2 and store in xmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 FA /r VPSUBD ymm1 [k1][z], ymm2, ymm3/m256/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed doubleword integers in ymm3/m256/m32bcst from ymm2 and store in ymm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 FA /r VPSUBD zmm1 [k1][z], zmm2, zmm3/m512/m32bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Subtract packed doubleword integers in zmm3/m512/m32bcst from zmm2 and store in zmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 FB /r VPSUBQ xmm1 [k1][z], xmm2, xmm3/m128/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed quadword integers in xmm3/m128/m64bcst from xmm2 and store in xmm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 FB /r VPSUBQ ymm1 [k1][z], ymm2, ymm3/m256/m64bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed quadword integers in ymm3/m256/m64bcst from ymm2 and store in ymm1 using writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 FB /r VPSUBQ zmm1 [k1][z], zmm2, zmm3/m512/m64bcst</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Subtract packed quadword integers in zmm3/m512/m64bcst from zmm2 and store in zmm1 using writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMreg/r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Subtracts the packed byte, word, doubleword, or quadword integers in the second source operand from the first source operand and stores the result in the destination operand. When a result is too large to be represented in the 8/16/32/64 integer (overflow), the result is wrapped around and the low bits are written to the destination element (that is, the carry is ignored).
Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges on which the values are operated.

128-bit Legacy SSE version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded versions: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded versions: The second source operand is an YMM register or an 256-bit memory location. The first source operand and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded VPSUBD/Q: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

EVEX encoded VPSUBB/W: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

**Operation**

**VPSUBB (EVEX encoded versions)**

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
   i ← j * 8
   IF k1[j] OR *no writemask*
      THEN DEST[i+7:i] ← SRC1[i+7:i] - SRC2[i+7:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+7:i] remains unchanged* ; zeroing-masking
         ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+7:i] = 0
      FI
   FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**VPSUBW (EVEX encoded versions)**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
   i ← j * 16
   IF k1[j] OR *no writemask*
      THEN DEST[i+15:i] ← SRC1[i+15:i] - SRC2[i+15:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+15:i] remains unchanged* ; zeroing-masking
         ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+15:i] = 0
      FI
   FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0
VPSUBD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN DEST[i+31:i] ← SRC1[i+31:i] - SRC2[31:0]
            ELSE DEST[i+31:i] ← SRC1[i+31:i] - SRC2[i+31:i]
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+31:i] ← 0
        FI
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPSUBQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN DEST[i+63:i] ← SRC1[i+63:i] - SRC2[63:0]
            ELSE DEST[i+63:i] ← SRC1[i+63:i] - SRC2[i+63:i]
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+63:i] ← 0
        FI
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

VPSUBB (VEX.256 encoded version)
DEST[7:0] ← SRC1[7:0]-SRC2[7:0]
DEST[47:40] ← SRC1[47:40]-SRC2[47:40]
DEST[63:56] ← SRC1[63:56]-SRC2[63:56]
DEST[71:64] ← SRC1[71:64]-SRC2[71:64]
DEST[79:72] ← SRC1[79:72]-SRC2[79:72]
DEST[87:80] ← SRC1[87:80]-SRC2[87:80]
DEST[95:88] ← SRC1[95:88]-SRC2[95:88]
DEST[103:96] ← SRC1[103:96]-SRC2[103:96]
DEST[111:104] ← SRC1[111:104]-SRC2[111:104]
VPSUBB (VEX.128 encoded version)

DEST[7:0] ← SRC[7:0]-SRC2[7:0]
DEST[47:40] ← SRC[47:40]-SRC2[47:40]
DEST[63:56] ← SRC[63:56]-SRC2[63:56]
DEST[71:64] ← SRC[71:64]-SRC2[71:64]
DEST[79:72] ← SRC[79:72]-SRC2[79:72]
DEST[87:80] ← SRC[87:80]-SRC2[87:80]
DEST[103:96] ← SRC[103:96]-SRC2[103:96]
DEST[111:104] ← SRC[111:104]-SRC2[111:104]
DEST[127:120] ← SRC[127:120]-SRC2[127:120]
DEST[MAX_VL-1:128] ← 0

PSUBB (128-bit Legacy SSE version)

DEST[7:0] ← DEST[7:0]-SRC[7:0]
DEST[47:40] ← DEST[47:40]-SRC[47:40]
DEST[63:56] ← DEST[63:56]-SRC[63:56]
DEST[71:64] ← DEST[71:64]-SRC[71:64]
DEST[79:72] ← DEST[79:72]-SRC[79:72]
DEST[87:80] ← DEST[87:80]-SRC[87:80]
DEST[103:96] ← DEST[103:96]-SRC[103:96]
DEST[111:104] ← DEST[111:104]-SRC[111:104]
DEST[127:120] ← DEST[127:120]-SRC[127:120]
DEST[MAX_VL-1:128] ← 0
DEST[MAX_VL-1:128] (Unmodified)

**VPSUBw (VEX.256 encoded version)**

DEST[15:0] ← SRC[15:0] - SRC[2][15:0]
DEST[MAX_VL-1:256] ← 0

**VPSUBw (VEX.128 encoded version)**

DEST[15:0] ← SRC[15:0] - SRC[2][15:0]
DEST[MAX_VL-1:128] ← 0

**PSUBw (128-bit Legacy SSE version)**

DEST[15:0] ← DEST[15:0] - SRC[15:0]
DEST[79:64] ← DEST[79:64] - SRC[79:64]
DEST[MAX_VL-1:128] (Unmodified)

**VPSUBD (VEX.256 encoded version)**

DEST[31:0] ← SRC[31:0] - SRC[2][31:0]
DEST[95:64] ← SRC[95:64] - SRC[2][95:64]
DEST[MAX_VL-1:256] ← 0
VPSUBD (VEX.128 encoded version)

DEST[31:0] ← SRC1[31:0]-SRC2[31:0]
DEST[95:64] ← SRC1[95:64]-SRC2[95:64]
DEST[MAX_VL-1:128] ← 0

PSUBD (128-bit Legacy SSE version)

DEST[31:0] ← DEST[31:0]-SRC[31:0]
DEST[95:64] ← DEST[95:64]-SRC[95:64]
DEST[MAX_VL-1:128] (Unmodified)

VPSUBQ (VEX.256 encoded version)

DEST[63:0] ← SRC1[63:0]-SRC2[63:0]
DEST[127:64] ← SRC1[127:64]-SRC2[127:64]
DEST[MAX_VL-1:256] ← 0

VPSUBQ (VEX.128 encoded version)

DEST[63:0] ← SRC1[63:0]-SRC2[63:0]
DEST[127:64] ← SRC1[127:64]-SRC2[127:64]
DEST[MAX_VL-1:128] ← 0

PSUBQ (128-bit Legacy SSE version)

DEST[63:0] ← DEST[63:0]-SRC[63:0]
DEST[127:64] ← DEST[127:64]-SRC[127:64]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VPSUBB __m512i _mm512_sub_epi8(__m512i a, __m512i b);
VPSUBB __m512i _mm512_mask_sub_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPSUBB __m512i _mm512_maskz_sub_epi8(__mmask64 k, __m512i a, __m512i b);
VPSUBW __m512i _mm512_sub_epi16(__m512i a, __m512i b);
VPSUBW __m512i _mm512_mask_sub_epi16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPSUBW __m512i _mm512_maskz_sub_epi16(__mmask32 k, __m512i a, __m512i b);
VPSUBD __m512i _mm512_sub_epi32(__m512i a, __m512i b);
VPSUBD __m512i _mm512_mask_sub_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPSUBD __m512i _mm512_maskz_sub_epi32(__mmask16 k, __m512i a, __m512i b);
VPSUBQ __m512i _mm512_sub_epi64(__m512i a, __m512i b);
VPSUBQ __m512i _mm512_mask_sub_epi64(__m512i s, __mmask8 k, __m512i a, __m512i b);
VPSUBQ __m512i _mm512_maskz_sub_epi64(__mmask8 k, __m512i a, __m512i b);
VPSUBQ __m512i _mm512_mask_sub_epi64(__m512i s, __mmask8 k, __m512i a, __m512i b);
VPSUBQ __m512i _mm512_maskz_sub_epi64( __mmask8 k, __m512i a, __m512i b);
VPSUBQ __m256i _mm256_mask_sub_epi64(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPSUBQ __m256i _mm256_maskz_sub_epi64( __mmask8 k, __m256i a, __m256i b);
VPSUBQ __m128i _mm_mask_sub_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPSUBQ __m128i _mm_maskz_sub_epi64( __mmask8 k, __m128i a, __m128i b);
PSUBB __m128i _mm_sub_epi8 ( __m128i a, __m128i b)
PSUBW __m128i _mm_sub_epi16 ( __m128i a, __m128i b)
PSUBD __m128i _mm_sub_epi32 ( __m128i a, __m128i b)
PSUBQ __m128i _mm_sub_epi64(__m128i m1, __m128i m2)
VPSUBB __m256i _mm256_sub_epi8 ( __m256i a, __m256i b)
VPSUBW __m256i _mm256_sub_epi16 ( __m256i a, __m256i b)
VPSUBD __m256i _mm256_sub_epi32 ( __m256i a, __m256i b)
VPSUBQ __m256i _mm256_sub_epi64(__m256i m1, __m256i m2)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPSUBD/Q, see Exceptions Type E4.
EVEX-encoded VPSUBB/W, see Exceptions Type E4.nb.
### PSUBSB/PSUBSW—Subtract Packed Signed Integers with Signed Saturation

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F E8 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results.</td>
</tr>
<tr>
<td>PSUBSB xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F E9 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results.</td>
</tr>
<tr>
<td>PSUBSW xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F E8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results.</td>
</tr>
<tr>
<td>VPSUBSB xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F E9 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results.</td>
</tr>
<tr>
<td>VPSUBSW xmm1, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F E8 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed signed byte integers in ymm3/m256 from packed signed byte integers in ymm2 and saturate results.</td>
</tr>
<tr>
<td>VPSUBSB ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F E9 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed signed word integers in ymm3/m256 from packed signed word integers in ymm2 and saturate results.</td>
</tr>
<tr>
<td>VPSUBSW ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG E8 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBSB xmm1[k1]{z}, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG E8 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Subtract packed signed byte integers in ymm3/m256 from packed signed byte integers in ymm2 and saturate results and store in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBSB ymm1[k1]{z}, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.E8 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Subtract packed signed byte integers in zmm3/m512 from packed signed byte integers in zmm2 and saturate results and store in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBSB zmm1[k1]{z}, zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG E9 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBSW xmm1[k1]{z}, xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG E9 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Subtract packed signed word integers in ymm3/m256 from packed signed word integers in ymm2 and saturate results and store in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBSW ymm1[k1]{z}, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.WIG E9 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Subtract packed signed word integers in zmm3/m512 from packed signed word integers in zmm2 and saturate results and store in zmm1 using writemask k1.</td>
</tr>
<tr>
<td>VPSUBSW zmm1[k1]{z}, zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Instruction Set Reference, A-Z

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg(r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg(w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg(w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Subtract packed signed byte/word integers of the second source operand from the packed signed byte/word integers of the first source operand, and stores the packed integer results in the destination operand. An overflowed result larger than byte/word size is handled with signed saturation, as described in the following paragraphs.

The (V)PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The (V)PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

128-bit Legacy SSE version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded versions: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded versions: The second source operand is an YMM register or an 256-bit memory location. The first source operand and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded version: The second source operand is an ZMM/YMM/XMM register or an 512/256/128-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

Operation

VPSUBSB (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
  i ← j * 8;
  IF k1[j] OR *no writemask*
    THEN DEST[i+7:i] ← SaturateToSignedByte (SRC1[i+7:i] - SRC2[i+7:i])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+7:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+7:i] ← 0;
  FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0
VPSUBSW (EVEX encoded versions)

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
i ← j * 16
IF k1[j] OR *no writemask*
THEN DEST[i+15:i] ← SaturateToSignedWord (SRC1[i+15:i] - SRC2[i+15:i])
ELSE
IF *merging-masking* ; merging-masking
THEN *DEST[i+15:i] remains unchanged*
ELSE *zeroing-masking* ; zeroing-masking
DEST[i+15:i] ← 0;
FI
FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;

VPSUBSB (VEX.256 encoded version)

DEST[7:0] ← SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 31th bytes *)
DEST[MAX_VL-1:256] ← 0;

VPSUBSB (VEX.128 encoded version)

DEST[7:0] ← SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[MAX_VL-1:128] ← 0;

PSUBSB (128-bit Legacy SSE Version)

DEST[7:0] ← SaturateToSignedByte (DEST[7:0] - SRC[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[MAX_VL-1:128] (Unmodified);

VPSUBSW (VEX.256 encoded version)

DEST[15:0] ← SaturateToSignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 15th words *)
DEST[MAX_VL-1:256] ← 0;

VPSUBSW (VEX.128 encoded version)

DEST[15:0] ← SaturateToSignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[MAX_VL-1:128] ← 0;

PSUBSW (128-bit Legacy SSE Version)

DEST[15:0] ← SaturateToSignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[MAX_VL-1:128] (Unmodified);
INSTRUCTION SET REFERENCE, A-Z

Intel C/C++ Compiler Intrinsic Equivalent

VPSUBSB __m512i _mm512_subs_epi8(__m512i a, __m512i b);
VPSUBSB __m512i _mm512_mask_subs_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPSUBSB __m512i _mm512_maskz_subs_epi8(__mmask64 k, __m512i a, __m512i b);
VPSUBSB __m256i _mm256_subs_epi8(__m256i a, __m256i b);
VPSUBSB __m256i _mm256_maskz_subs_epi8(__mmask32 k, __m256i a, __m256i b);
VPSUBSB __m128i _mm_subs_epi8(__m128i m1, __m128i m2);
PSUBSB __m128i _mm_subs_epi16(__m128i m1, __m128i m2);
VPSUBSB __m256i _mm_subs_epi8(__m256i m1, __m256i m2);
VPSUBSB __m256i _mm_subs_epi16(__m256i m1, __m256i m2);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4 nb.
### PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers with Unsigned Saturation

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F D8 /r PSUBUSB</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result.</td>
</tr>
<tr>
<td>66 0F D9 /r PSUBUSW</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F D8 /r VPSUBUSB</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2 and saturate result.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F D9 /r VPSUBUSW</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F D8 /r VPSUBUSB</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed unsigned byte integers in ymm3/m256 from packed unsigned byte integers in ymm2 and saturate result.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F D9 /r VPSUBUSW</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Subtract packed unsigned word integers in ymm3/m256 from packed unsigned word integers in ymm2 and saturate result.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG D8 /r VPSUBUSB</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2, saturate results and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG D8 /r VPSUBUSB</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Subtract packed unsigned byte integers in ymm3/m256 from packed unsigned byte integers in ymm2, saturate results and store in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG D8 /r VPSUBUSW</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Subtract packed unsigned byte integers in xmm3/m512 from packed unsigned byte integers in xmm2, saturate results and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG D9 /r VPSUBUSW</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate results and store in xmm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:WIG D9 /r VPSUBUSW</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Subtract packed unsigned word integers in ymm3/m256 from packed unsigned word integers in ymm2, saturate results and store in ymm1 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:WIG D9 /r VPSUBUSW</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Subtract packed unsigned word integers in zmm3/m512 from packed unsigned word integers in zmm2, saturate results and store in zmm1 using writemask k1.</td>
</tr>
</tbody>
</table>
Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMrm (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMrm (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMrm (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
Subtract packed unsigned byte/word integers of the second source operand from the packed unsigned byte/word integers of the first source operand and stores the packed unsigned integer results in the destination operand. An overflowed result larger than byte/word size is handled with unsigned saturation, as described in the following paragraphs.

The (V)PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00H is written to the destination operand.

The (V)PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000H is written to the destination operand.

128-bit Legacy SSE version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding destination register remain unchanged.

VEX.128 encoded versions: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded versions: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded version: The second source operand is an ZMM/YMM/XMM register or an 512/256/128-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

Operation
VPSUBUSB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
    i ← j * 8;
    IF k1[j] OR *no writemask*
        THEN DEST[i+7:i] ← SaturateToUnsignedByte (SRC1[i+7:i] - SRC2[i+7:i])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+7:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+7:i] ← 0;
    FI
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;
VPSUBUSW (EVEX encoded versions)

KL, VL = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j * 16;
  IF k1[j] OR *no writemask*
    THEN DEST[i+15:i] ← SaturateToUnsignedWord (SRC1[i+15:i] - SRC2[i+15:i])
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+15:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+15:i] ← 0;
      FI
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;

VPSUBUSB (VEX.256 encoded version)

DEST[7:0] ← SaturateToUnsignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 31st bytes *)
DEST[MAX_VL-1:256] ← 0;

VPSUBUSB (VEX.128 encoded version)

DEST[7:0] ← SaturateToUnsignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] ← SaturateToUnsignedByte (SRC1[127:120] - SRC2[127:120]);
DEST[MAX_VL-1:128] ← 0;

PSUBUSB (128-bit Legacy SSE Version)

DEST[7:0] ← SaturateToUnsignedByte (DEST[7:0] - SRC[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] ← SaturateToUnsignedByte (DEST[127:120] - SRC[127:120]);
DEST[MAX_VL-1:128] (Unmodified)

VPSUBUSW (VEX.256 encoded version)

DEST[15:0] ← SaturateToUnsignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 15th words *)
DEST[MAX_VL-1:256] ← 0;

VPSUBUSW (VEX.128 encoded version)

DEST[15:0] ← SaturateToUnsignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[MAX_VL-1:128] ← 0;

PSUBUSW (128-bit Legacy SSE Version)

DEST[15:0] ← SaturateToUnsignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[MAX_VL-1:128] (Unmodified)
**Intel C/C++ Compiler Intrinsic Equivalent**

VPSUBUSB __m512i _mm512_subs_epu8(__m512i a, __m512i b);
VPSUBUSB __m512i _mm512_mask_subs_epu8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPSUBUSB __m512i _mm512_maskz_subs_epu8(__mmask64 k, __m512i a, __m512i b);
VPSUBUSB __m256i _mm256_subs_epu8(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPSUBUSB __m256i _mm256_mask_subs_epu8(__mmask32 k, __m256i a, __m256i b);
VPSUBUSB __m128i _mm_mask_subs_epu8(__m128i s, __mmask16 k, __m128i a, __m128i b);
VPSUBUSB __m128i _mm_maskz_subs_epu8(__mmask16 k, __m128i a, __m128i b);
VPSUBUSW __m512i _mm512_subs_epu16(__m512i a, __m512i b);
VPSUBUSW __m512i _mm512_mask_subs_epu16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPSUBUSW __m512i _mm512_maskz_subs_epu16(__mmask32 k, __m512i a, __m512i b);
VPSUBUSW __m256i _mm256_subs_epu16(__m256i s, __mmask16 k, __m256i a, __m256i b);
VPSUBUSW __m256i _mm256_mask_subs_epu16(__mmask16 k, __m256i a, __m256i b);
VPSUBUSW __m128i _mm_mask_subs_epu16(__m128i s, __mmask8 k, __m128i a, __m128i b);
PSUBUSB __m128i _mm_subs_epu8(__m128i m1, __m128i m2);
PSUBUSW __m128i _mm_subs_epu16(__m128i m1, __m128i m2);
PSUBUSB __m256i _mm256_subs_epu8(__m256i m1, __m256i m2);
PSUBUSW __m256i _mm256_subs_epu16(__m256i m1, __m256i m2);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
## VPTESTNB/W/D/Q—Logical NAND and Set

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.F3.0F38.W0 26 /r VPTESTNB k2 [k1], xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Bitwise NAND of packed byte integers in xmm2 and xmm3/m128 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.F3.0F38.W0 26 /r VPTESTNB k2 [k1], ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Bitwise NAND of packed byte integers in ymm2 and ymm3/m256 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.F3.0F38.W0 26 /r VPTESTNB k2 [k1], zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F, AVX512BW</td>
<td>Bitwise NAND of packed byte integers in zmm2 and zmm3/m512 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.F3.0F38.W1 26 /r VPTESTNMW k2 [k1], xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Bitwise NAND of packed word integers in xmm2 and xmm3/m128 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.F3.0F38.W1 26 /r VPTESTNMW k2 [k1], ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Bitwise NAND of packed word integers in ymm2 and ymm3/m256 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.F3.0F38.W1 26 /r VPTESTNMW k2 [k1], zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F, AVX512BW</td>
<td>Bitwise NAND of packed word integers in zmm2 and zmm3/m512 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.F3.0F38.W0 27 /r VPTESTNMD k2 [k1], xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Bitwise NAND of packed doubleword integers in xmm2 and xmm3/m128/m32bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.F3.0F38.W0 27 /r VPTESTNMD k2 [k1], ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Bitwise NAND of packed doubleword integers in ymm2 and ymm3/m256/m32bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.F3.0F38.W0 27 /r VPTESTNMD k2 [k1], zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise NAND of packed doubleword integers in zmm2 and zmm3/m512/m32bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.F3.0F38.W1 27 /r VPTESTNMQ k2 [k1], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Bitwise NAND of packed quadword integers in xmm2 and xmm3/m128/m64bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.F3.0F38.W1 27 /r VPTESTNMQ k2 [k1], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Bitwise NAND of packed quadword integers in ymm2 and ymm3/m256/m64bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.F3.0F38.W1 27 /r VPTESTNMQ k2 [k1], zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise NAND of packed quadword integers in zmm2 and zmm3/m512/m64bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
</tbody>
</table>
Instruction Set Reference, A-Z

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical NAND operation on the byte/word/doubleword/quadword element of the first source operand (the second operand) with the corresponding element of the second source operand (the third operand) and stores the logical comparison result into each bit of the destination operand (the first operand) according to the writemask k1. Each bit of the result is set to 1 if the bitwise AND of the corresponding elements of the first and second src operands is zero; otherwise it is set to 0.

EVEX encoded VPTESTNMD/Q: The first source operand is a ZMM/YMM/XMM registers. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination is updated according to the writemask.

EVEX encoded VPTESTNMB/W: The first source operand is a ZMM/YMM/XMM registers. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination is updated according to the writemask.

**Operation**

**VPTESTNMB**

(KL, VL) = (16, 128), (32, 256), (64, 512)

FOR j ← 0 TO KL-1
  i ← j*8
  IF MaskBit(j) OR *no writemask*
    THEN
      DEST[j] ← (SRC1[i+7:i] BITWISE AND SRC2[i+7:i] == 0)? 1 : 0
    ELSE DEST[j] ← 0; zeroing masking only
  FI
ENDFOR

DEST[MAX_KL-1:KL] ← 0

**VPTESTNMD**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j*32
  IF MaskBit(j) OR *no writemask*
    THEN
      IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN DEST[i+31:i] ← (SRC1[i+31:i] BITWISE AND SRC2[31:0] == 0)? 1 : 0
        ELSE DEST[i] ← (SRC1[i+31:i] BITWISE AND SRC2[i+31:i] == 0)? 1 : 0
      FI
    ELSE DEST[j] ← 0; zeroing masking only
  FI
ENDFOR

DEST[MAX_KL-1:KL] ← 0

**VPTESTNMB**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j*16
  IF MaskBit(j) OR *no writemask*
    THEN
      DEST[j] ← (SRC1[i+15:i] BITWISE AND SRC2[i+15:i] == 0)? 1 : 0
    ELSE DEST[j] ← 0; zeroing masking only
  FI
ENDFOR

DEST[MAX_KL-1:KL] ← 0
ELSE DEST[j] \leftarrow 0; zeroing masking only
FI
ENDFOR
DEST[MAX_KL-1:KL] \leftarrow 0

**VPTESTNMQ**

\((KL, VL) = (2, 128), (4, 256), (8, 512)\)

FOR \(j \leftarrow 0\) TO KL-1
\(i \leftarrow j\cdot64\)
IF MaskBit(j) OR *no writemask*
THEN
IF (EVEX.b = 1) AND (SRC2 *is memory*)
THEN DEST[j] \leftarrow (SRC1[i+63:i] BITWISE AND SRC2[63:0] != 0)? 1 : 0;
ELSE DEST[j] \leftarrow (SRC1[i+63:i] BITWISE AND SRC2[i+63:i] != 0)? 1 : 0;
FI;
ELSE DEST[j] \leftarrow 0; zeroing masking only
FI
ENDFOR
DEST[MAX_KL-1:KL] \leftarrow 0

**Intel C/C++ Compiler Intrinsic Equivalent**

```
VPTESTNMB __mmask64 __mm512_testn_epi8_mask( __m512i a, __m512i b);
VPTESTNMB __mmask64 __mm512_mask_testn_epi8_mask(__mmask64, __m512i a, __m512i b);
VPTESTNMB __mmask32 __mm256_testn_epi8_mask(__m256i a, __m256i b);
VPTESTNMB __mmask32 __mm256_mask_testn_epi8_mask(__mmask32, __m256i a, __m256i b);
VPTESTNMB __mmask16 __mm_testn_epi8_mask(__m128i a, __m128i b);
VPTESTNMB __mmask16 __mm_mask_testn_epi8_mask(__mmask16, __m128i a, __m128i b);
VPTESTNMW __mmask32 __mm512_testn_epi16_mask( __m512i a, __m512i b);
VPTESTNMW __mmask32 __mm512_mask_testn_epi16_mask(__mmask32, __m512i a, __m512i b);
VPTESTNMW __mmask16 __mm256_testn_epi16_mask(__m256i a, __m256i b);
VPTESTNMW __mmask16 __mm256_mask_testn_epi16_mask(__mmask16, __m256i a, __m256i b);
VPTESTNMW __mmask8 __mm_testn_epi16_mask(__m128i a, __m128i b);
VPTESTNMW __mmask8 __mm_mask_testn_epi16_mask(__mmask8, __m128i a, __m128i b);
VPTESTNMD __mmask16 __mm512_testn_epi32_mask( __m512i a, __m512i b);
VPTESTNMD __mmask16 __mm512_mask_testn_epi32_mask(__mmask16, __m512i a, __m512i b);
VPTESTNMD __mmask8 __mm256_testn_epi32_mask(__m256i a, __m256i b);
VPTESTNMD __mmask8 __mm256_mask_testn_epi32_mask(__mmask8, __m256i a, __m256i b);
VPTESTNMD __mmask8 __mm_testn_epi32_mask(__m128i a, __m128i b);
VPTESTNMD __mmask8 __mm_mask_testn_epi32_mask(__mmask8, __m128i a, __m128i b);
```

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

VPTESTNMD/VPTESTNMQ: See Exceptions Type E4.
VPTESTNMB/VPTESTNMW: See Exceptions Type E4.nb.
### PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ—Unpack High Data

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 68 /r PUNPCKHBW xmm1,xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave high-order bytes from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>66 0F 69 /r PUNPCKHWD xmm1,xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave high-order words from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>66 0F 6A /r PUNPCKHDQ xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave high-order doublewords from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>66 0F 6D /r PUNPCKHQDQ xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave high-order quadword from xmm1 and xmm2/m128 into xmm1 register.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 68 /r VPUNPCKHBW xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave high-order bytes from xmm2 and xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 69 /r VPUNPCKHWD xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave high-order words from xmm2 and xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 6A /r VPUNPCKHDQ xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave high-order doublewords from xmm2 and xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 6D /r VPUNPCKHQDQ xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave high-order quadword from xmm2 and xmm3/m128 into xmm1 register.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 68 /r VPUNPCKHBW ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave high-order bytes from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 69 /r VPUNPCKHWD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave high-order words from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 6A /r VPUNPCKHDQ ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave high-order doublewords from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 6D /r VPUNPCKHQDQ ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave high-order quadword from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG 68 /r VPUNPCKHBW xmm1 {k1}{z}, xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Interleave high-order bytes from xmm2 and xmm3/m128 into xmm1 register using k1 write mask.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.WIG 69 /r VPUNPCKHWD xmm1 {k1}{z}, xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Interleave high-order words from xmm2 and xmm3/m128 into xmm1 register using k1 write mask.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W0 6A /r VPUNPCKHQDQ xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Interleave high-order doublewords from xmm2 and xmm3/m128/m32bcst into xmm1 register using k1 write mask.</td>
</tr>
</tbody>
</table>
VPUNPCKHQDQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst

- **Description**: Unpacks and interleaves the high-order data elements (bytes, words, doublewords, and quadwords) of the first source operand and second source operand into the destination operand. (Figure 5-35 shows the unpack operation for bytes in 64-bit operands.). The low-order data elements are ignored.

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F.W1 6D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Interleave high-order quadword from xmm2 and xmm3/m128/m64bcst into xmm1 register using k1 write mask.</td>
</tr>
<tr>
<td>VPUNPCKHQDQ ymm1 {k1}{z}, ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Interleave high-order bytes from ymm2 and ymm3/m256 into ymm1 register using k1 write mask.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.WIG 69 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL, AVX512BW</td>
<td>Interleave high-order words from ymm2 and ymm3/m256 into ymm1 register using k1 write mask.</td>
</tr>
<tr>
<td>VPUNPCKHWD ymm1 {k1}{z}, ymm2, ymm3/m256</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Interleave high-order doublewords from ymm2 and ymm3/m256/m32bcst into ymm1 register using k1 write mask.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W0 6A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Interleave high-order quadword from ymm2 and ymm3/m256/m64bcst into ymm1 register using k1 write mask.</td>
</tr>
<tr>
<td>VPUNPCKHQDQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BL</td>
<td>Interleave high-order bytes from ymm2 and ymm3/m256/m32bcst into ymm1 register.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 6D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Interleave high-order words from zmm2 and zmm3/m512 into zmm1 register.</td>
</tr>
<tr>
<td>VPUNPCKHWD zmm1 {k1}{z}, zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BL</td>
<td>Interleave high-order words from zmm2 and zmm3/m512 into zmm1 register.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W0 6A /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Interleave high-order doublewords from zmm2 and zmm3/m512/m32bcst into zmm1 register using k1 write mask.</td>
</tr>
<tr>
<td>VPUNPCKHQDQ zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Interleave high-order quadword from zmm2 and zmm3/m512/m64bcst into zmm1 register using k1 write mask.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 6D /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Interleave high-order quadword from zmm2 and zmm3/m512/m64bcst into zmm1 register using k1 write mask.</td>
</tr>
<tr>
<td>VPUNPCKHQDQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Interleave high-order quadword from zmm2 and zmm3/m512/m64bcst into zmm1 register using k1 write mask.</td>
</tr>
</tbody>
</table>
When the source data comes from a memory operand, an implementation may fetch only the appropriate half of the bits (e.g., 64 bits in 128-bit case); however, alignment rules and normal segment checking will still be enforced.

The PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the PUNPCKHDQ instruction interleaves the high order doubleword (or doublewords) of the source and destination operands, and the PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

128-bit Legacy SSE version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.

EVEX encoded VPUNPCKHDQ/QDQ: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

EVEX encoded VPUNPCKHWD/BW: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

Operation

\[
\text{INTERLEAVE\_HIGH\_BYTES\_512b (SRC1, SRC2)} \\
\text{TMP\_DEST[255:0] } \leftarrow \text{INTERLEAVE\_HIGH\_BYTES\_256b(SRC1[255:0], SRC2[255:0])} \\
\text{TMP\_DEST[511:256] } \leftarrow \text{INTERLEAVE\_HIGH\_BYTES\_256b(SRC1[511:256], SRC2[511:256])}
\]

\[
\text{INTERLEAVE\_HIGH\_BYTES\_256b (SRC1, SRC2)} \\
\text{DEST[7:0] } \leftarrow \text{SRC1[7:64]} \\
\text{DEST[15:8] } \leftarrow \text{SRC2[7:64]} \\
\text{DEST[23:16] } \leftarrow \text{SRC1[79:72]} \\
\text{DEST[31:24] } \leftarrow \text{SRC2[79:72]} \\
\text{DEST[39:32] } \leftarrow \text{SRC1[87:80]} \\
\text{DEST[47:40] } \leftarrow \text{SRC2[87:80]} \\
\text{DEST[55:48] } \leftarrow \text{SRC1[95:88]} \\
\text{DEST[63:56] } \leftarrow \text{SRC2[95:88]} \\
\text{DEST[71:64] } \leftarrow \text{SRC1[103:96]} \\
\text{DEST[79:72] } \leftarrow \text{SRC2[103:96]} \\
\text{DEST[87:80] } \leftarrow \text{SRC1[111:104]} \\
\text{DEST[95:88] } \leftarrow \text{SRC2[111:104]}
\]
DEST[103:96] ← SRC1[119:112]
DEST[111:104] ← SRC2[119:112]
DEST[119:112] ← SRC1[127:120]
DEST[127:120] ← SRC2[127:120]
DEST[143:136] ← SRC2[199:192]
DEST[151:144] ← SRC1[207:200]
DEST[159:152] ← SRC2[207:200]
DEST[175:168] ← SRC2[215:208]
DEST[183:176] ← SRC1[223:216]
DEST[199:192] ← SRC1[231:224]
DEST[207:200] ← SRC2[231:224]
DEST[231:224] ← SRC1[247:240]
DEST[255:248] ← SRC2[255:248]

INTERLEAVE_HIGH_BYTES (SRC1, SRC2)
DEST[7:0] ← SRC1[71:64]
DEST[15:8] ← SRC2[71:64]
DEST[23:16] ← SRC1[79:72]
DEST[31:24] ← SRC2[79:72]
DEST[39:32] ← SRC1[87:80]
DEST[47:40] ← SRC2[87:80]
DEST[55:48] ← SRC1[95:88]
DEST[63:56] ← SRC2[95:88]
DEST[71:64] ← SRC1[103:96]
DEST[79:72] ← SRC2[103:96]
DEST[87:80] ← SRC1[111:104]
DEST[95:88] ← SRC2[111:104]
DEST[103:96] ← SRC1[119:112]
DEST[111:104] ← SRC2[119:112]
DEST[119:112] ← SRC1[127:120]
DEST[127:120] ← SRC2[127:120]

INTERLEAVE_HIGH_WORDS_512b (SRC1, SRC2)
TMP_DEST[255:0] ← INTERLEAVE_HIGH_WORDS_256b(SRC1[255:0], SRC[255:0])
TMP_DEST[511:256] ← INTERLEAVE_HIGH_WORDS_256b(SRC1[511:256], SRC[511:256])

INTERLEAVE_HIGH_WORDS_256b (SRC1, SRC2)
DEST[15:0] ← SRC1[79:64]
DEST[31:16] ← SRC2[79:64]
DEST[47:32] ← SRC1[95:80]
DEST[63:48] ← SRC2[95:80]
DEST[79:64] ← SRC1[111:96]
DEST[95:80] ← SRC2[111:96]
DEST[111:96] ← SRC1[127:112]
DEST[127:112] ← SRC2[127:112]
DEST[143:128] ← SRC1[207:192]
DEST[159:144] ← SRC2[207:192]
INTERLEAVE_HIGH_WORDS (SRC1, SRC2)
DEST[15:0] ← SRC1[79:64]
DEST[31:16] ← SRC2[79:64]
DEST[47:32] ← SRC1[95:80]
DEST[63:48] ← SRC2[95:80]
DEST[79:64] ← SRC1[111:96]
DEST[95:80] ← SRC2[111:96]
DEST[111:96] ← SRC1[127:112]
DEST[127:112] ← SRC2[127:112]

INTERLEAVE_HIGH_DWORDS_512b (SRC1, SRC2)
TMP_DEST[255:0] ← INTERLEAVE_HIGH_DWORDS_256b(SRC1[255:0], SRC2[255:0])
TMP_DEST[511:256] ← INTERLEAVE_HIGH_DWORDS_256b(SRC1[511:256], SRC2[511:256])

INTERLEAVE_HIGH_DWORDS_256b(SRC1, SRC2)
DEST[31:0] ← SRC1[95:64]
DEST[63:32] ← SRC2[95:64]
DEST[95:64] ← SRC1[127:96]
DEST[127:96] ← SRC2[127:96]
DEST[255:224] ← SRC2[255:224]

INTERLEAVE_HIGH_QWORDS_512b (SRC1, SRC2)
TMP_DEST[255:0] ← INTERLEAVE_HIGH_QWORDS_256b(SRC1[255:0], SRC2[255:0])
TMP_DEST[511:256] ← INTERLEAVE_HIGH_QWORDS_256b(SRC1[511:256], SRC2[511:256])

INTERLEAVE_HIGH_QWORDS_256b(SRC1, SRC2)
DEST[63:0] ← SRC1[127:64]
DEST[127:64] ← SRC2[127:64]
DEST[255:192] ← SRC2[255:192]

PUNPCKHBW (128-bit Legacy SSE Version)
DEST[127:0] ← INTERLEAVE_HIGH_BYTES(DEST, SRC)
DEST[255:127] (Unmodified)
VPUNPCKHBW (VEX.128 encoded version)
DEST[127:0] ← INTERLEAVE_HIGHBYTES(SRC1, SRC2)
DEST[511:128] ← 0

VPUNPCKHBW (VEX.256 encoded version)
DEST[255:0] ← INTERLEAVE_HIGHBYTES_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPUNPCKHBW (EVEX encoded versions)

(KL, VL) = (16, 128), (32, 256), (64, 512)
IF VL = 128
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_BYTES(SRC1[VL-1:0], SRC2[VL-1:0])
F1;
IF VL = 256
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGHBYTES_256b(SRC1[VL-1:0], SRC2[VL-1:0])
F1;
IF VL = 512
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGHBYTES_512b(SRC1[VL-1:0], SRC2[VL-1:0])
F1;

FOR j ← 0 TO KL-1
    i ← j * 8
    IF k1[j] OR *no writemask*
        THEN DEST[i+7:i] ← TMP_DEST[i+7:i]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+7:i] remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
            DEST[i+7:i] ← 0
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

PUNPCKHWD (128-bit Legacy SSE Version)
DEST[127:0] ← INTERLEAVE_HIGH_WORDS(DEST, SRC)
DEST[255:127] (Unmodified)

VPUNPCKHWD (VEX.128 encoded version)
DEST[127:0] ← INTERLEAVE_HIGH_WORDS(SRC1, SRC2)
DEST[511:127] ← 0

VPUNPCKHWD (VEX.256 encoded version)
DEST[255:0] ← INTERLEAVE_HIGH_WORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPUNPCKHWD (EVEX encoded versions)

(KL, VL) = (8, 128), (16, 256), (32, 512)
IF VL = 128
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_WORDS(SRC1[VL-1:0], SRC2[VL-1:0])
F1;
IF VL = 256
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_WORDS_256b(SRC1[VL-1:0], SRC2[VL-1:0])
F1;
IF VL = 512
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_WORDS_512b(SRC1[VL-1:0], SRC2[VL-1:0])
FI;

FOR j ← 0 TO KL-1
    i ← j * 16
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+15:i] remains unchanged*
            ELSE *zeroing-masking* ; zeroing-masking
                DEST[i+15:i] ← 0
            FI
        FI
    FI;
ENDFOR

DEST[MAX_VL-1:VL] ← 0

PUNPCKHDQ (128-bit Legacy SSE Version)
DEST[127:0] ← INTERLEAVE_HIGH_DWORDS(DEST, SRC)
DEST[255:127] (Unmodified)

VPUNPCKHDQ (VEX.128 encoded version)
DEST[127:0] ← INTERLEAVE_HIGH_DWORDS(SRC1, SRC2)
DEST[511:127] ← 0

VPUNPCKHDQ (VEX.256 encoded version)
DEST[511:255] ← INTERLEAVE_HIGH_DWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPUNPCKHDQ (EVEX.512 encoded version)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
        THEN TMP_SRC2[i+31:i] ← SRC2[31:0]
    ELSE TMP_SRC2[i+31:i] ← SRC2[i+31:i]
    FI;
ENDFOR;
IF VL = 128
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_DWORDS(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 256
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_DWORDS_256b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 512
    TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_DWORDS_512b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
    ELSE
IF *merging-masking* ; merging-masking
  THEN *DEST[i+31:i] remains unchanged*
ELSE *zeroing-masking* ; zeroing-masking
  DEST[i+31:i] ← 0
FI

PUNPCKHQDQ (128-bit Legacy SSE Version)
DEST[127:0] ← INTERLEAVE_HIGH_QWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

VPUNPCKHQDQ (VEX.128 encoded version)
DEST[127:0] ← INTERLEAVE_HIGH_QWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPUNPCKHQDQ (VEX.256 encoded version)
DEST[255:0] ← INTERLEAVE_HIGH_QWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPUNPCKHQDQ (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
     THEN TMP_SRC2[i+63:i] ← SRC2[63:0]
     ELSE TMP_SRC2[i+63:i] ← SRC2[i+63:i]
  FI;
ENDFOR;
IF VL = 128
  TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_QWORDS(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 256
  TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_QWORDS_256b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 512
  TMP_DEST[VL-1:0] ← INTERLEAVE_HIGH_QWORDS_512b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[i] OR *no writemask*
     THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
     ELSE
       IF *merging-masking* ; merging-masking
          THEN *DEST[i+63:i] remains unchanged*
       ELSE *zeroing-masking* ; zeroing-masking
          DEST[i+63:i] ← 0
       FI
     FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPUNPCKHBW __m512i __m512i unpackhi_epi8(__m512i a, __m512i b);
VPUNPCKHBW __m512i __m512i_mask_unpackhi_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPUNPCKHBW __m512i __m512i_maskz_unpackhi_epi8(__mmask64 k, __m512i a, __m512i b);
VPUNPCKHBW __m256i __m256i_unpackhi_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPUNPCKHBW __m256i __m256i_maskz_unpackhi_epi8(__mmask32 k, __m256i a, __m256i b);
VPUNPCKHBW __m128i __m128i_unpackhi_epi8(__m128i s, __mmask16 k, __m128i a, __m128i b);
VPUNPCKHBW __m128i __m128i_maskz_unpackhi_epi8(__mmask16 k, __m128i a, __m128i b);
VPUNPCKHWd __m512i __m512i_unpackhi_epi16(__m512i a, __m512i b);
VPUNPCKHWd __m512i __m512i_mask_unpackhi_epi16(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPUNPCKHWd __m512i __m512i_maskz_unpackhi_epi16(__mmask32 k, __m512i a, __m512i b);
VPUNPCKHWd __m256i __m256i_unpackhi_epi16(__m256i s, __mmask16 k, __m256i a, __m256i b);
VPUNPCKHWd __m256i __m256i_maskz_unpackhi_epi16(__mmask16 k, __m256i a, __m256i b);
VPUNPCKHWd __m128i __m128i_unpackhi_epi16(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPUNPCKHWd __m128i __m128i_maskz_unpackhi_epi16(__mmask8 k, __m128i a, __m128i b);
VPUNPCKHdQ __m512i __m512i_unpackhi_epi32(__m512i a, __m512i b);
VPUNPCKHdQ __m512i __m512i_mask_unpackhi_epi32(__m512i s, __mmask16 k, __m512i a, __m512i b);
VPUNPCKHdQ __m512i __m512i_maskz_unpackhi_epi32(__mmask16 k, __m512i a, __m512i b);
VPUNPCKHdQ __m256i __m256i_unpackhi_epi32(__m256i s, __mmask8 k, __m256i a, __m256i b);
VPUNPCKHdQ __m256i __m256i_maskz_unpackhi_epi32(__mmask8 k, __m256i a, __m256i b);
VPUNPCKHdQ __m128i __m128i_unpackhi_epi32(__m128i s, __mmask4 k, __m128i a, __m128i b);
VPUNPCKHdQ __m128i __m128i_maskz_unpackhi_epi32(__mmask4 k, __m128i a, __m128i b);
VPUNPCKHQdQ __m512i __m512i_unpackhi_epi64(__m512i a, __m512i b);
VPUNPCKHQdQ __m512i __m512i_mask_unpackhi_epi64(__m512i s, __mmask32 k, __m512i a, __m512i b);
VPUNPCKHQdQ __m512i __m512i_maskz_unpackhi_epi64(__mmask32 k, __m512i a, __m512i b);
VPUNPCKHQdQ __m256i __m256i_unpackhi_epi64(__m256i s, __mmask16 k, __m256i a, __m256i b);
VPUNPCKHQdQ __m256i __m256i_maskz_unpackhi_epi64(__mmask16 k, __m256i a, __m256i b);
VPUNPCKHQdQ __m128i __m128i_unpackhi_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPUNPCKHQdQ __m128i __m128i_maskz_unpackhi_epi64(__mmask8 k, __m128i a, __m128i b);
(V)PUNPCKHBW __m128i __m128i_unpackhi_epi8(__m128i m1, __m128i m2)
(V)PUNPCKHWd __m256i __m256i_unpackhi_epi16(__m256i m1, __m256i m2)
(V)PUNPCKHdQ __m128i __m128i_unpackhi_epi32(__m128i m1, __m128i m2)
(V)PUNPCKHQdQ __m128i __m128i_unpackhi_epi64(__m128i m1, __m128i m2)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPUNPCKHQDQ/QDQ, see Exceptions Type E4NF.
EVEX-encoded VPUNPCKHWd/Wd, see Exceptions Type E4NF.nb.
## PUNPCKLBw/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—Unpack Low Data

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 60 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>PUNPCKLBw xmm1,xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 61 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave low-order words from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>PUNPCKLWD xmm1,xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 62 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>PUNPCKLDQ xmm1,xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66 0F 6C /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Interleave low-order quadword from xmm1 and xmm2/m128 into xmm1 register.</td>
</tr>
<tr>
<td>PUNPCKLQDQ xmm1,xmm2/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 60 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>VPUNPCKLBw xmm1,xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 61 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave low-order words from xmm2 and xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>VPUNPCKLWD xmm1,xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 62 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave low-order doublewords from xmm2 and xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>VPUNPCKLDQ xmm1,xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG 6C /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Interleave low-order quadword from xmm2 and xmm3/m128 into xmm1 register.</td>
</tr>
<tr>
<td>VPUNPCKLQDQ xmm1,xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 60 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave low-order bytes from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>VPUNPCKLBw ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 61 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave low-order words from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>VPUNPCKLWD ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 62 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave low-order doublewords from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>VPUNPCKLDQ ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG 6C /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Interleave low-order quadword from ymm2 and ymm3/m256 into ymm1 register.</td>
</tr>
<tr>
<td>VPUNPCKLQDQ ymm1, ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG 60 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1 register subject to write mask k1.</td>
</tr>
<tr>
<td>VPUNPCKLBw xmm1 {k1}[z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:WIG 61 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Interleave low-order words from xmm2 and xmm3/m128 into xmm1 register subject to write mask k1.</td>
</tr>
<tr>
<td>VPUNPCKLWD xmm1 {k1}[z], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W0 62 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Interleave low-order doublewords from xmm2 and xmm3/m128/m32bcst into xmm1 register subject to write mask k1.</td>
</tr>
<tr>
<td>VPUNPCKLDQ xmm1 {k1}[z], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Instructions unpack and interleave the low-order data elements (bytes, words, doublewords, and quadwords) of the first source operand and second source operand into the destination operand. (Figure 5-36 shows the unpack operation for bytes in 64-bit operands.) The high-order data elements are ignored.

**Instruction Set Reference, A-Z**

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (r, w)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Unpacks and interleave the low-order data elements (bytes, words, doublewords, and quadwords) of the first source operand and second source operand into the destination operand. (Figure 5-36 shows the unpack operation for bytes in 64-bit operands.) The high-order data elements are ignored.
When the source data comes from a memory operand, an implementation may fetch only the appropriate half of the bits (e.g., 64 bits in 128-bit case); however, alignment rules and normal segment checking will still be enforced.

The PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the PUNPCKLDQ instruction interleaves the low order doubleword (or doublewords) of the source and destination operands, and the PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding YMM register are zeroed.

VEX.256 encoded version: The second source operand is an YMM register or an 256-bit memory location. The first source operand and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding ZMM register are zeroed.

EVEX encoded VPUNPCKLDQ/QDQ: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.

EVEX encoded VPUNPCKLWD/BW: The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is conditionally updated with writemask k1.
Operation
INTERLEAVE_BYTES_512b (SRC1, SRC2)
TMP_DEST[255:0] ← INTERLEAVE_BYTES_256b(SRC1[255:0], SRC[255:0])
TMP_DEST[511:256] ← INTERLEAVE_BYTES_256b(SRC1[511:256], SRC[511:256])

INTERLEAVE_BYTES_256b (SRC1, SRC2)
DEST[7:0] ← SRC1[7:0]
DEST[15:8] ← SRC2[7:0]
DEST[23:16] ← SRC1[15:8]
DEST[31:24] ← SRC2[15:8]
DEST[47:40] ← SRC2[23:16]
DEST[63:56] ← SRC2[31:24]
DEST[71:64] ← SRC1[39:32]
DEST[87:80] ← SRC1[47:40]
DEST[95:88] ← SRC2[47:40]
DEST[103:96] ← SRC1[55:48]
DEST[111:104] ← SRC2[55:48]

INTERLEAVE_BYTES (SRC1, SRC2)
DEST[7:0] ← SRC1[7:0]
DEST[15:8] ← SRC2[7:0]
DEST[23:16] ← SRC1[15:8]
DEST[31:24] ← SRC2[15:8]
DEST[47:40] ← SRC2[23:16]
DEST[63:56] ← SRC2[31:24]
DEST[71:64] ← SRC1[39:32]
DEST[87:80] ← SRC1[47:40]
DEST[95:88] ← SRC2[47:40]
INSTRUCTION SET REFERENCE, A-Z

DEST[119:112] ← SRC1[63:56]
DEST[127:120] ← SRC2[63:56]

INTERLEAVE_WORDS_512b (SRC1, SRC2)
TMP_DEST[255:0] ← INTERLEAVE_WORDS_256b(SRC1[255:0], SRC2[255:0])
TMP_DEST[511:256] ← INTERLEAVE_WORDS_256b(SRC1[511:256], SRC2[511:256])

INTERLEAVE_WORDS_256b(SRC1, SRC2)
DEST[15:0] ← SRC1[15:0]
DEST[31:16] ← SRC2[15:0]
DEST[47:32] ← SRC1[31:16]
DEST[63:48] ← SRC2[31:16]
DEST[79:64] ← SRC1[47:32]
DEST[95:80] ← SRC2[47:32]
DEST[111:96] ← SRC1[63:48]
DEST[127:112] ← SRC2[63:48]
DEST[143:128] ← SRC1[143:128]
DEST[159:144] ← SRC2[143:128]
DEST[175:160] ← SRC1[159:144]
DEST[191:176] ← SRC2[159:144]
DEST[207:192] ← SRC1[175:160]
DEST[223:208] ← SRC2[175:160]
DEST[239:224] ← SRC1[191:176]
DEST[255:240] ← SRC2[191:176]

INTERLEAVE_WORDS (SRC1, SRC2)
DEST[15:0] ← SRC1[15:0]
DEST[31:16] ← SRC2[15:0]
DEST[47:32] ← SRC1[31:16]
DEST[63:48] ← SRC2[31:16]
DEST[79:64] ← SRC1[47:32]
DEST[95:80] ← SRC2[47:32]
DEST[111:96] ← SRC1[63:48]
DEST[127:112] ← SRC2[63:48]

INTERLEAVE_DWORDS_512b (SRC1, SRC2)
TMP_DEST[255:0] ← INTERLEAVE_DWORDS_256b(SRC1[255:0], SRC2[255:0])
TMP_DEST[511:256] ← INTERLEAVE_DWORDS_256b(SRC1[511:256], SRC2[511:256])

INTERLEAVE_DWORDS_256b(SRC1, SRC2)
DEST[31:0] ← SRC1[31:0]
DEST[63:32] ← SRC2[31:0]
DEST[95:64] ← SRC1[63:32]
DEST[127:96] ← SRC2[63:32]
DEST[159:128] ← SRC1[159:128]
DEST[255:224] ← SRC2[191:160]

INTERLEAVE_DWORDS(SRC1, SRC2)
DEST[31:0] ← SRC1[31:0]
DEST[63:32] ← SRC2[31:0]
DEST[95:64] ← SRC1[63:32]
DEST[127:96] ← SRC2[63:32]
INTERLEAVE_QWORDS_512b (SRC1, SRC2)
TMP_DEST[511:256] ← INTERLEAVE_QWORDS_512b(SRC1[511:256], SRC2[511:256])

INTERLEAVE_QWORDS_512b(SRC1, SRC2)
DEST[63:0] ← SRC1[63:0]
DEST[127:64] ← SRC2[63:0]

INTERLEAVE_QWORDS(SRC1, SRC2)
DEST[63:0] ← SRC1[63:0]
DEST[127:64] ← SRC2[63:0]

PUNPCKLBW
DEST[127:0] ← INTERLEAVE_BYTES(DEST, SRC)
DEST[255:127] (Unmodified)

VPUNPCKLBW (VEX.128 encoded instruction)
DEST[127:0] ← INTERLEAVE_BYTES(SRC1, SRC2)
DEST[511:127] ← 0

VPUNPCKLBW (VEX.256 encoded instruction)
DEST[255:0] ← INTERLEAVE_BYTES_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPUNPCKLBW (EVEX.512 encoded instruction)
(KL, VL) = (16, 128), (32, 256), (64, 512)
IF VL = 128
   TMP_DEST[VL-1:0] ← INTERLEAVE_BYTES(SRC1[VL-1:0], SRC2[VL-1:0])
FI;
IF VL = 256
   TMP_DEST[VL-1:0] ← INTERLEAVE_BYTES_256b(SRC1[VL-1:0], SRC2[VL-1:0])
FI;
IF VL = 512
   TMP_DEST[VL-1:0] ← INTERLEAVE_BYTES_512b(SRC1[VL-1:0], SRC2[VL-1:0])
FI;

FOR j ← 0 TO KL-1
   i ← j * 8
   IF k1[j] OR *no writemask*
      THEN DEST[i+7:i] ← TMP_DEST[i+7:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+7:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+7:i] ← 0
   FI
   FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0
DEST[511:0] ← INTERLEAVE_BYTES_512b(SRC1, SRC2)
PUNPCKLWD
DEST[127:0] ← INTERLEAVE_WORDS(DEST, SRC)
DEST[255:127] (Unmodified)

VPUNPCKLWD (VEX.128 encoded instruction)
DEST[127:0] ← INTERLEAVE_WORDS(SRC1, SRC2)
DEST[511:127] ← 0

VPUNPCKLWD (VEX.256 encoded instruction)
DEST[255:0] ← INTERLEAVE_WORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPUNPCKLWD (EVEX.512 encoded instruction)
(KL, VL) = (8, 128), (16, 256), (32, 512)
IF VL = 128
   TMP_DEST[VL-1:0] ← INTERLEAVE_WORDS(SRC1[VL-1:0], SRC2[VL-1:0])
FI;
IF VL = 256
   TMP_DEST[VL-1:0] ← INTERLEAVE_WORDS_256b(SRC1[VL-1:0], SRC2[VL-1:0])
FI;
IF VL = 512
   TMP_DEST[VL-1:0] ← INTERLEAVE_WORDS_512b(SRC1[VL-1:0], SRC2[VL-1:0])
FI;
FOR j ← 0 TO KL-1
   i ← j * 16
   IF k1[j] OR *no writemask*
      THEN DEST[i+15:i] ← TMP_DEST[i+15:i]
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+15:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
         DEST[i+15:i] ← 0
   FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0
DEST[511:0] ← INTERLEAVE_WORDS_512b(SRC1, SRC2)

PUNPCKLDQ
DEST[127:0] ← INTERLEAVE_DWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

VPUNPCKLDQ (VEX.128 encoded instruction)
DEST[127:0] ← INTERLEAVE_DWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPUNPCKLDQ (VEX.256 encoded instruction)
DEST[255:0] ← INTERLEAVE_DWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0
VPUNPCKLDQ (EVEX encoded instructions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN TMP_SRC2[i+31:i] ← SRC2[31:0]
      ELSE TMP_SRC2[i+31:i] ← SRC2[i+31:i]
  FI
ENDFOR;
IF VL = 128
  TMP_DEST[VL-1:0] ← INTERLEAVE_DWORDS(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 256
  TMP_DEST[VL-1:0] ← INTERLEAVE_DWORDS_256b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 512
  TMP_DEST[VL-1:0] ← INTERLEAVE_DWORDS_512b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
      THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
      ELSE IF *merging-masking* ; merging-masking
          THEN *DEST[i+31:i] remains unchanged*
          ELSE *zeroing-masking* ; zeroing-masking
              DEST[i+31:i] ← 0
      FI
  FI
ENDFOR
DEST511:0 ← INTERLEAVE_DWORDS_512b(SRC1, SRC2)
DEST[MAX_VL-1:VL] ← 0

PUNPCKLQDQ
DEST[127:0] ← INTERLEAVE_QWORDS(DEST, SRC)
DEST[MAX_VL-1:128] (Unmodified)

VPUNPCKLQDQ (VEX.128 encoded instruction)
DEST[127:0] ← INTERLEAVE_QWORDS(SRC1, SRC2)
DEST[MAX_VL-1:128] ← 0

VPUNPCKLQDQ (VEX.256 encoded instruction)
DEST[255:0] ← INTERLEAVE_QWORDS_256b(SRC1, SRC2)
DEST[MAX_VL-1:256] ← 0

VPUNPCKLQDQ (EVEX encoded instructions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN TMP_SRC2[i+63:i] ← SRC2[63:0]
      ELSE TMP_SRC2[i+63:i] ← SRC2[i+63:i]
  FI;
ENDFOR;
IF VL = 128
  TMP_DEST[VL-1:0] ← INTERLEAVE_QWORDS(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 256
  TMP_DEST[VL-1:0] ← INTERLEAVE_QWORDS_256b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
IF VL = 512
  TMP_DEST[VL-1:0] ← INTERLEAVE_QWORDS_512b(SRC1[VL-1:0], TMP_SRC2[VL-1:0])
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
  ELSE
    IF *merging-masking*
      THEN DEST[i+63:i] remains unchanged*
    ELSE *zeroing-masking*
      DEST[i+63:i] ← 0
    FI
  FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

```
VPUNPCKLBW __m512i _mm512_unpacklo_epi8(__m512i a, __m512i b);
VPUNPCKLBW __m512i _mm512_mask unpacklo_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPUNPCKLBW __m512i _mm512_maskz unpacklo_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPUNPCKLBW __m256i _mm256_mask unpacklo_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPUNPCKLBW __m256i _mm256_maskz unpacklo_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPUNPCKLBW __m128i _mm_mask unpacklo_epi8(__m128i s, __mmask16 k, __m128i a, __m128i b);
VPUNPCKLBW __m128i _mm_maskz unpacklo_epi8(__m128i s, __mmask16 k, __m128i a, __m128i b);
VPUNPCKLDQ __m512i _mm512_unpacklo_epi16(__m512i a, __m512i b);
VPUNPCKLDQ __m512i _mm512_mask unpacklo_epi16(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPUNPCKLDQ __m512i _mm512_maskz unpacklo_epi16(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPUNPCKLDQ __m256i _mm256_mask unpacklo_epi16(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPUNPCKLDQ __m256i _mm256_maskz unpacklo_epi16(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPUNPCKLDQ __m128i _mm_mask unpacklo_epi16(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPUNPCKLDQ __m128i _mm_maskz unpacklo_epi16(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPUNPCKLQDQ __m512i _mm512_unpacklo_epi32(__m512i a, __m512i b);
VPUNPCKLQDQ __m512i _mm512_mask unpacklo_epi32(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPUNPCKLQDQ __m512i _mm512_maskz unpacklo_epi32(__m512i s, __mmask64 k, __m512i a, __m512i b);
VPUNPCKLQDQ __m256i _mm256_mask unpacklo_epi32(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPUNPCKLQDQ __m256i _mm256_maskz unpacklo_epi32(__m256i s, __mmask32 k, __m256i a, __m256i b);
VPUNPCKLQDQ __m128i _mm_mask unpacklo_epi32(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPUNPCKLQDQ __m128i _mm_maskz unpacklo_epi32(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPUNPCKLQDQ __m128i _mm_mask unpacklo_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
VPUNPCKLQDQ __m128i _mm_maskz unpacklo_epi64(__m128i s, __mmask8 k, __m128i a, __m128i b);
```
(VP)UNPCKLBW __m128i _mm_unpacklo_epi8 (__m128i m1, __m128i m2)
VPUNPCKLBW __m256i _mm256_unpacklo_epi8 (__m256i m1, __m256i m2)
(VP)UNPCKLWD __m128i _mm_unpacklo_epi16 (__m128i m1, __m128i m2)
VPUNPCKLWD __m256i _mm256_unpacklo_epi16 (__m256i m1, __m256i m2)
(VP)UNPCKLQDQ __m128i _mm_unpacklo_epi32 (__m128i m1, __m128i m2)
VPUNPCKLQDQ __m256i _mm256_unpacklo_epi32 (__m256i m1, __m256i m2)
(VP)UNPCKLQDQ __m128i _mm_unpacklo_epi64 (__m128i m1, __m128i m2)
VPUNPCKLQDQ __m256i _mm256_unpacklo_epi64 (__m256i m1, __m256i m2)

**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded VPUNPCKLQDQ/QDQ, see Exceptions Type E4NF.
EVEX-encoded VPUNPCKLBW/WD, see Exceptions Type E4NF.nb.
SHUFF32x4/SHUFF64x2/SHUFI32x4/SHUFI64x2—Shuffle Packed Values at 128-bit Granularity

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 23 / r ib VSHUFF4x4 ymm1{k1}[z], ymm2, ymm3/m256/m32bcst, imm8</td>
<td>FV V/V AVX512VL AVX512F</td>
<td>Shuffle 128-bit packed single-precision floating-point values selected by imm8 from ymm2 and ymm3/m256/m32bcst and place results in ymm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 23 / r ib VSHUFF32x4 zmm1{k1}[z], zmm2, zmm3/m512/m32bcst, imm8</td>
<td>FV V/V AVX512F</td>
<td>Shuffle 128-bit packed single-precision floating-point values selected by imm8 from zmm2 and zmm3/m512/m32bcst and place results in zmm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 23 / r ib VSHUFF4X2 ymm1{k1}[z], ymm2, ymm3/m256/m64bcst, imm8</td>
<td>FV V/V AVX512VL AVX512F</td>
<td>Shuffle 128-bit packed double-precision floating-point values selected by imm8 from ymm2 and ymm3/m256/m64bcst and place results in ymm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 23 / r ib VSHUFF64X2 zmm1{k1}[z], zmm2, zmm3/m512/m64bcst, imm8</td>
<td>FV V/V AVX512F</td>
<td>Shuffle 128-bit packed double-precision floating-point values selected by imm8 from zmm2 and zmm3/m512/m64bcst and place results in zmm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 43 / r ib VSHUF32x4 ymm1{k1}[z], ymm2, ymm3/m256/m32bcst, imm8</td>
<td>FV V/V AVX512VL AVX512F</td>
<td>Shuffle 128-bit packed double-word values selected by imm8 from ymm2 and ymm3/m256/m32bcst and place results in ymm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 43 / r ib VSHUF32x4 zmm1{k1}[z], zmm2, zmm3/m512/m32bcst, imm8</td>
<td>FV V/V AVX512F</td>
<td>Shuffle 128-bit packed double-word values selected by imm8 from zmm2 and zmm3/m512/m32bcst and place results in zmm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 43 / r ib VSHUF64X2 ymm1{k1}[z], ymm2, ymm3/m256/m64bcst, imm8</td>
<td>FV V/V AVX512VL AVX512F</td>
<td>Shuffle 128-bit packed quad-word values selected by imm8 from ymm2 and ymm3/m256/m64bcst and place results in ymm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 43 / r ib VSHUF64X2 zmm1{k1}[z], zmm2, zmm3/m512/m64bcst, imm8</td>
<td>FV V/V AVX512F</td>
<td>Shuffle 128-bit packed quad-word values selected by imm8 from zmm2 and zmm3/m512/m64bcst and place results in zmm1 subject to writemask k1.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction Operand Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op/En</td>
</tr>
<tr>
<td>FV</td>
</tr>
</tbody>
</table>

Description

256-bit Version: Moves one of the two 128-bit packed single-precision floating-point values from the first source operand (second operand) into the low 128-bit of the destination operand (first operand); moves one of the two packed 128-bit floating-point values from the second source operand (third operand) into the high 128-bit of the destination operand. The selector operand (third operand) determines which values are moved to the destination operand.

512-bit Version: Moves two of the four 128-bit packed single-precision floating-point values from the first source operand (second operand) into the low 256-bit of each double qword of the destination operand (first operand); moves two of the four packed 128-bit floating-point values from the second source operand (third operand) into the high 256-bit of the destination operand. The selector operand (third operand) determines which values are moved to the destination operand.
The first source operand is a vector register. The second source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a vector register.

The writemask updates the destination operand with the granularity of 32/64-bit data elements.

**Operation**

Select2(SRC, control) {
  CASE (control[0]) OF
    0: TMP ← SRC[127:0];
    1: TMP ← SRC[255:128];
  ESAC;
  RETURN TMP
}

Select4(SRC, control) {
  CASE (control[1:0]) OF
    0: TMP ← SRC[127:0];
    1: TMP ← SRC[255:128];
    2: TMP ← SRC[383:256];
    3: TMP ← SRC[511:384];
  ESAC;
  RETURN TMP
}

**VSHUFF32x4 (EVEX versions)**

KL, VL = (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF(EVEX.b = 1) AND (SRC2 *is memory*)
    THEN TMP_SRC2[i+31:i] ← SRC2[31:0]
    ELSE TMP_SRC2[i+31:i] ← SRC2[i+31:i]
    Fi;
ENDFOR;

IF VL = 256
  TMP_DEST[127:0] ← Select2(SRC1[255:0], imm8[0]);
  TMP_DEST[255:128] ← Select2(SRC2[255:0], imm8[1]);
Fi;

IF VL = 512
  TMP_DEST[127:0] ← Select4(SRC1[511:0], imm8[1:0]);
  TMP_DEST[255:128] ← Select4(SRC1[511:0], imm8[3:2]);
  TMP_DEST[383:256] ← Select4(TMP_SRC2[511:0], imm8[5:4]);
  TMP_DEST[511:384] ← Select4(TMP_SRC2[511:0], imm8[7:6]);
Fi;

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR "no writemask"
    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
    ELSE
      IF "merging-masking" ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
      ELSE *zeroing-masking" ; zeroing-masking
        THEN DEST[i+31:i] ← 0
      Fi;
  Fi;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VSHUFF64x2 (EVEX 512-bit version)**

(KL, VL) = (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
    THEN TMP_SRC2[i+63:i] ← SRC2[63:0]
    ELSE TMP_SRC2[i+63:i] ← SRC2[i+63:i]
  FI;
ENDFOR;
IF VL = 256
  TMP_DEST[127:0] ← Select2(SRC1[255:0], imm8[0]);
  TMP_DEST[255:128] ← Select2(SRC2[255:0], imm8[1]);
FI;
IF VL = 512
  TMP_DEST[127:0] ← Select4(SRC1[511:0], imm8[1:0]);
  TMP_DEST[255:128] ← Select4(SRC1[511:0], imm8[3:2]);
  TMP_DEST[383:256] ← Select4(TMP_SRC2[511:0], imm8[5:4]);
  TMP_DEST[511:384] ← Select4(TMP_SRC2[511:0], imm8[7:6]);
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        THEN DEST[i+63:i] ← 0
      FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VSHUFI32x4 (EVEX 512-bit version)**

(KL, VL) = (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
    THEN TMP_SRC2[i+31:i] ← SRC2[31:0]
    ELSE TMP_SRC2[i+31:i] ← SRC2[i+31:i]
  FI;
ENDFOR;
IF VL = 256
  TMP_DEST[127:0] ← Select2(SRC1[255:0], imm8[0]);
  TMP_DEST[255:128] ← Select2(SRC2[255:0], imm8[1]);
FI;
IF VL = 512
  TMP_DEST[127:0] ← Select4(SRC1[511:0], imm8[1:0]);
  TMP_DEST[255:128] ← Select4(SRC1[511:0], imm8[3:2]);
  TMP_DEST[383:256] ← Select4(TMP_SRC2[511:0], imm8[5:4]);
  TMP_DEST[511:384] ← Select4(TMP_SRC2[511:0], imm8[7:6]);
VSHUFi64x2 (EVEX 512-bit version)

KL, VL = (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1) AND (SRC2 *is memory*)
    THEN TMP_SRC2[i+63:i] ← SRC2[63:0]
    ELSE TMP_SRC2[i+63:i] ← SRC2[i+63:i]
  FI;
ENDFOR;
IF VL = 256
  TMP_DEST[127:0] ← Select2(SRC1[255:0], imm8[0]);
  TMP_DEST[255:128] ← Select2(SRC2[255:0], imm8[1]);
FI;
IF VL = 512
  TMP_DEST[127:0] ← Select4(SRC1[511:0], imm8[1:0]);
  TMP_DEST[511:128] ← Select4(SRC1[511:0], imm8[3:2]);
  TMP_DEST[383:256] ← Select4(TMP_SRC2[511:0], imm8[5:4]);
  TMP_DEST[511:384] ← Select4(TMP_SRC2[511:0], imm8[7:6]);
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        THEN DEST[i+63:i] ← 0
      FI
    FI
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VSHUFi32x4 __m512i _mm512_shuffle_i32x4(__m512i a, __m512i b, int imm);
VSHUFi32x4 __m512i _mm512_mask_shuffle_i32x4(__m512i s, __mmask16 k, __m512i a, __m512i b, int imm);
VSHUFi32x4 __m512i _mm512_maskz_shuffle_i32x4( __mmask16 k, __m512i a, __m512i b, int imm);
VSHUFi32x4 __m256i _mm256_shuffle_i32x4(__m256i a, __m256i b, int imm);
VSHUFi32x4 __m256i _mm256_mask_shuffle_i32x4(__m256i s, __mmask8 k, __m256i a, __m256i b, int imm);
VSHUFI32x4 __m256i_mm256_maskz_shuffle_i32x4(__mmask8 k, __m256i a, __m256i b, int imm);
VSHUFF32x4 __m512 __mm512_shuffle_f32x4(__m512 a, __m512 b, int imm);
VSHUFF32x4 __m512 __mm512_mask_shuffle_f32x4(__m512 s, __mmask16 k, __m512 a, __m512 b, int imm);
VSHUFF32x4 __m512 __mm512_maskz_shuffle_f32x4(__mmask16 k, __m512 a, __m512 b, int imm);
VSHUFI64x2 __m512i __mm512_shuffle_i64x2(__m512i a, __m512i b, int imm);
VSHUFI64x2 __m512i __mm512_mask_shuffle_i64x2(__m512i s, __mmask8 k, __m512i a, __m512i b, int imm);
VSHUFI64x2 __m512i __mm512_maskz_shuffle_i64x2(__mmask8 k, __m512i a, __m512i b, int imm);
VSHUFF64x2 __m512d __mm512_shuffle_f64x2(__m512d a, __m512d b, int imm);
VSHUFF64x2 __m512d __mm512_mask_shuffle_f64x2(__m512d s, __mmask8 k, __m512d a, __m512d b, int imm);
VSHUFF64x2 __m512d __mm512_maskz_shuffle_f64x2(__mmask8 k, __m512d a, __m512d b, int imm);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4NF.

#UD If EVEX.L'L = 0 for VSHUFF32x4/VSHUFF64x2.
**SHUFPD—Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F C6 / r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE2</td>
<td>Shuffle two pairs of double-precision floating-point values from xmm1 and xmm2/m128, imm8 to select from each pair, interleaved result is stored in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG C6 / r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shuffle two pairs of double-precision floating-point values from xmm2 and xmm3/m128 using imm8 to select from each pair, interleaved result is stored in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG C6 / r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Shuffle four pairs of double-precision floating-point values from ymm2 and ymm3/m256 using imm8 to select from each pair, interleaved result is stored in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F:W1 C6 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shuffle two pairs of double-precision floating-point values from xmm2 and xmm3/m128/m64bcst using imm8 to select from each pair, store interleaved results in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F:W1 C6 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Shuffle four pairs of double-precision floating-point values from ymm2 and ymm3/m256/m64bcst using imm8 to select from each pair, store interleaved results in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:W1 C6 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shuffle eight pairs of double-precision floating-point values from zmm2 and zmm3/m512/m64bcst using imm8 to select from each pair, store interleaved results in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRMreg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

Selects a double-precision floating-point value of an input pair using a bit control and move to a designated element of the destination operand. The low-to-high order of double-precision element of the destination operand is interleaved between the first source operand and the second source operand at the granularity of input pair of 128 bits. Each bit in the imm8 byte, starting from bit 0, is the select control of the corresponding element of the destination to received the shuffled result of an input pair.

**EVEX encoded versions:** The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask. The select controls are the lower 8/4/2 bits of the imm8 byte.

**VEX.256 encoded version:** The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The select controls are the bit 3:0 of the imm8 byte, imm8[7:4] are ignored.

**VEX.128 encoded version:** The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed. The select controls are the bit 1:0 of the imm8 byte, imm8[7:2] are ignored.
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination operand and the first source operand is the same and is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified. The select controls are the bit 1:0 of the imm8 byte, imm8[7:2] are ignored.

![Figure 5-38. 256-bit VSHUFPD Operation of Four Pairs of DP FP Values](image-url)

**Operation**

**VSHUFPD (EVEX encoded versions when SRC2 is a vector register)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF IMM0[0] = 0

THEN TMP_DEST[63:0] ← SRC1[63:0]

ELSE TMP_DEST[63:0] ← SRC1[127:64] FI;

IF IMM0[1] = 0

THEN TMP_DEST[127:64] ← SRC2[63:0]

ELSE TMP_DEST[127:64] ← SRC2[127:64] FI;

IF VL ≥ 256

IF IMM0[2] = 0


IF IMM0[3] = 0


FI;

IF VL ≥ 512

IF IMM0[4] = 0

THEN TMP_DEST[319:256] ← SRC1[319:256]


IF IMM0[5] = 0


IF IMM0[6] = 0


IF IMM0[7] = 0

THEN TMP_DEST[511:448] ← SRC2[447:384]

ELSE TMP_DEST[511:448] ← SRC2[511:448] FI;

FI;

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[j] OR *no writemask*

THEN DEST[i+63:i] ← TMP_DEST[i+63:i]

ELSE
INSTRUCTION SET REFERENCE, A-Z

IF *merging-masking* ; merging-masking
    THEN *DEST[i+63:i] remains unchanged*
ELSE *zeroing-masking* ; zeroing-masking
    DEST[i+63:i] \leftarrow 0
FI
FI;
ENDIF

DEST[MAX_VL-1:VL] \leftarrow 0

VSHUFFD (EVEX encoded versions when SRC2 is memory)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j \leftarrow 0 TO KL-1
    i \leftarrow j * 64
    IF (EVEX.b = 1)
        THEN TMP_SRC2[i+63:i] \leftarrow SRC2[63:0]
        ELSE TMP_SRC2[i+63:i] \leftarrow SRC2[i+63:i]
    FI;
ENDIF;

IF IMM0[0] = 0
    THEN TMP_DEST[63:0] \leftarrow SRC1[63:0]
    ELSE TMP_DEST[63:0] \leftarrow SRC1[127:64] FI;
IF IMM0[1] = 0
    THEN TMP_DEST[127:64] \leftarrow TMP_SRC2[63:0]
    ELSE TMP_DEST[127:64] \leftarrow TMP_SRC2[127:64] FI;
IF VL >= 256
    IF IMM0[2] = 0
        THEN TMP_DEST[191:128] \leftarrow SRC1[191:128]
        ELSE TMP_DEST[191:128] \leftarrow SRC1[255:192] FI;
    IF IMM0[3] = 0
        THEN TMP_DEST[255:192] \leftarrow TMP_SRC2[191:128]
        ELSE TMP_DEST[255:192] \leftarrow TMP_SRC2[255:192] FI;
    FI;
    IF VL >= 512
        IF IMM0[4] = 0
            THEN TMP_DEST[319:256] \leftarrow SRC1[319:256]
            ELSE TMP_DEST[319:256] \leftarrow SRC1[383:320] FI;
        IF IMM0[5] = 0
            THEN TMP_DEST[383:320] \leftarrow TMP_SRC2[319:256]
        IF IMM0[6] = 0
            THEN TMP_DEST[447:384] \leftarrow SRC1[447:384]
            ELSE TMP_DEST[447:384] \leftarrow SRC1[511:448] FI;
        IF IMM0[7] = 0
            THEN TMP_DEST[511:448] \leftarrow TMP_SRC2[447:384]
            ELSE TMP_DEST[511:448] \leftarrow TMP_SRC2[511:448] FI;
    FI;
FOR j \leftarrow 0 TO KL-1
    i \leftarrow j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+63:i] \leftarrow TMP_DEST[i+63:i]
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+63:i] remains unchanged*
            FI
ELSE *zeroing-masking* ; zeroing-masking

DEST[i+63:i] ← 0
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VSHUFPD (VEX.256 encoded version)**

IF IMM0[0] = 0
  THEN DEST[63:0] ← SRC1[63:0]
  ELSE DEST[63:0] ← SRC1[127:64] FI;
IF IMM0[1] = 0
  THEN DEST[127:64] ← SRC2[63:0]
  ELSE DEST[127:64] ← SRC2[127:64] FI;
IF IMM0[2] = 0
IF IMM0[3] = 0
DEST[MAX_VL-1:256] (Unmodified)

**VSHUFPD (VEX.128 encoded version)**

IF IMM0[0] = 0
  THEN DEST[63:0] ← SRC1[63:0]
  ELSE DEST[63:0] ← SRC1[127:64] FI;
IF IMM0[1] = 0
  THEN DEST[127:64] ← SRC2[63:0]
  ELSE DEST[127:64] ← SRC2[127:64] FI;
DEST[MAX_VL-1:128] (Unmodified)

**VSHUFPD (128-bit Legacy SSE version)**

IF IMM0[0] = 0
  THEN DEST[63:0] ← SRC1[63:0]
  ELSE DEST[63:0] ← SRC1[127:64] FI;
IF IMM0[1] = 0
  THEN DEST[127:64] ← SRC2[63:0]
  ELSE DEST[127:64] ← SRC2[127:64] FI;
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VSHUFPD __m512d _mm512_shuffle_pd(__m512d a, __m512d b, int imm);
VSHUFPD __m512d _mm512_mask_shuffle_pd(__m512d s, __mmask8 k, __m512d a, __m512d b, int imm);
VSHUFPD __m512d _mm512_maskz_shuffle_pd(__mmask8 k, __m512d a, __m512d b, int imm);
VSHUFPD __m256d _mm256_shuffle_pd(__m256d a, __m256d b, const int select);
VSHUFPD __m256d _mm256_mask_shuffle_pd(__m256d s, __mmask8 k, __m256d a, __m256d b, int imm);
VSHUFPD __m256d _mm256_maskz_shuffle_pd(__mmask8 k, __m256d a, __m256d b, int imm);
SHUFPD __m128d _mm_shuffle_pd(__m128d a, __m128d b, const int select);
VSHUFPD __m128d _mm_mask_shuffle_pd(__m128d s, __mmask8 k, __m128d a, __m128d b, int imm);
VSHUFPD __m128d _mm_maskz_shuffle_pd(__mmask8 k, __m128d a, __m128d b, int imm);

**SIMD Floating-Point Exceptions**

None
Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.
SHUFPS—Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C6 / r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SSE</td>
<td>Select from quadruplet of single-precision floating-point values in xmm1 and xmm2/m128 using imm8, interleaved result pairs are stored in xmm1.</td>
</tr>
<tr>
<td>SHUFPS xmm1, xmm3/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG C6 / r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Select from quadruplet of single-precision floating-point values in xmm1 and xmm2/m128 using imm8, interleaved result pairs are stored in xmm1.</td>
</tr>
<tr>
<td>VSHUFPS xmm1, xmm2, xmm3/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG C6 / r ib</td>
<td>RVMI</td>
<td>V/V</td>
<td>AVX</td>
<td>Select from quadruplet of single-precision floating-point values in ymm1 and ymm2, ymm3/m256 using imm8, interleaved result pairs are stored in ymm1.</td>
</tr>
<tr>
<td>VSHUFPS ymm1, ymm2, ymm3/m256, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.w0 C6 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Select from quadruplet of single-precision floating-point values in xmm1 and xmm2/m128 using imm8, interleaved result pairs are stored in xmm1, subject to writemask k1.</td>
</tr>
<tr>
<td>VSHUFPS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst, imm8</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.w0 C6 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Select from quadruplet of single-precision floating-point values in ymm1 and ymm2, ymm3/m256 using imm8, interleaved result pairs are stored in ymm1, subject to writemask k1.</td>
</tr>
<tr>
<td>VSHUFPS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.w0 C6 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Select from quadruplet of single-precision floating-point values in zmm1 and zmm2, zmm3/m512 using imm8, interleaved result pairs are stored in zmm1, subject to writemask k1.</td>
</tr>
<tr>
<td>VSHUFPS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
<tr>
<td>RVMI</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description

Selects a single-precision floating-point value of an input quadruplet using a two-bit control and move to a designated element of the destination operand. Each 64-bit element-pair of a 128-bit lane of the destination operand is interleaved between the corresponding lane of the first source operand and the second source operand at the granularity 128 bits. Each two bits in the imm8 byte, starting from bit 0, is the select control of the corresponding element of a 128-bit lane of the destination to received the shuffled result of an input quadruplet. The two lower elements of a 128-bit lane in the destination receives shuffle results from the quadruple of the first source operand. The next two elements of the destination receives shuffle results from the quadruple of the second source operand.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask. Imm8[7:0] provides 4 select controls for each applicable 128-bit lane of the destination.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. Imm8[7:0] provides 4 select controls for the high and low 128-bit of the destination.

VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128)
of the corresponding ZMM register destination are zeroed. Imm8[7:0] provides 4 select controls for each element of the destination.

128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified. Imm8[7:0] provides 4 select controls for each element of the destination.

```
Operation
Select4(SRC, control) {
  CASE (control[1:0]) OF
    0: TMP ← SRC[31:0];
    1: TMP ← SRC[63:32];
    2: TMP ← SRC[95:64];
    3: TMP ← SRC[127:96];
  ESAC;
  RETURN TMP
}
```

**VPSHUFPS (EVEX encoded versions when SRC2 is a vector register)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

```
TMP_DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
TMP_DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
TMP_DEST[95:64] ← Select4(SRC2[127:0], imm8[5:4]);
TMP_DEST[127:96] ← Select4(SRC2[127:0], imm8[7:6]);
IF VL >= 256
  TMP_DEST[159:128] ← Select4(SRC1[255:128], imm8[1:0]);
ELSE;
  IF VL >= 512
    TMP_DEST[287:256] ← Select4(SRC1[383:256], imm8[1:0]);
    TMP_DEST[415:384] ← Select4(SRC1[511:384], imm8[1:0]);
    TMP_DEST[479:448] ← Select4(SRC2[511:384], imm8[5:4]);
    TMP_DEST[511:480] ← Select4(SRC2[511:384], imm8[7:6]);
```

Figure 5-39. 256-bit VPSHUFPS Operation of Selection from Input Quadruplet and Pair-wise Interleaved Result
VTx;
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
  FI
ENDFOR;

VFPSHUFPS (EVEX encoded versions when SRC2 is memory)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF (EVEX.b = 1)
    THEN TMP_SRC2[i+31:i] ← SRC2[31:0]
    ELSE TMP_SRC2[i+31:i] ← SRC2[i+31:i]
  FI;
ENDFOR;
TMP_DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
TMP_DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
TMP_DEST[95:64] ← Select4(TMP_SRC2[127:0], imm8[5:4]);
TMP_DEST[127:96] ← Select4(TMP_SRC2[127:0], imm8[7:6]);
IF VL >= 256
  THEN TMP_DEST[159:128] ← Select4(SRC1[255:128], imm8[1:0]);
  FI;
IF VL >= 512
  THEN TMP_DEST[287:256] ← Select4(SRC1[383:256], imm8[1:0]);
  TMP_DEST[511:480] ← Select4(TMP_SRC2[383:256], imm8[7:6]);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← TMP_DEST[i+31:i]
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE *zeroing-masking* ; zeroing-masking
      DEST[i+31:i] ← 0
  FI
FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VSHUFPS (VEX.256 encoded version)**

```
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC2[127:0], imm8[7:6]);
DEST[159:128] ← Select4(SRC1[255:128], imm8[1:0]);
DEST[255:224] ← Select4(SRC2[255:128], imm8[7:6]);
DEST[MAX_VL-1:256] ← 0
```

**VSHUFPS (VEX.128 encoded version)**

```
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC2[127:0], imm8[7:6]);
DEST[MAX_VL-1:128] ← 0
```

**SHUFPS (128-bit Legacy SSE version)**

```
DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] ← Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] ← Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] ← Select4(SRC2[127:0], imm8[7:6]);
DEST[MAX_VL-1:128] (Unmodified)
```

**Intel C/C++ Compiler Intrinsic Equivalent**

```
VSHUFPS __m512 _mm512_shuffle_ps(__m512 a, __m512 b, int imm);
VSHUFPS __m512 __mm512_mask_shuffle_ps(__m512 s, __mmask16 k, __m512 a, __m512 b, int imm);
VSHUFPS __m512 __mm512_maskz_shuffle_ps(__mmask16 k, __m512 a, __m512 b, int imm);
VSHUFPS __m256 __mm256_shuffle_ps (__m256 a, __m256 b, const int select);
VSHUFPS __m256 __mm256_mask_shuffle_ps(__m256 s, __mmask8 k, __m256 a, __m256 b, int imm);
VSHUFPS __m256 __mm256_maskz_shuffle_ps(__mmask8 k, __m256 a, __m256 b, int imm);
SHUFPS __m128 __mm_shuffle_ps (__m128 a, __m128 b, const int select);
VSHUFPS __m128 __mm_mask_shuffle_ps(__m128 s, __mmask8 k, __m128 a, __m128 b, int imm);
VSHUFPS __m128 __mm_maskz_shuffle_ps(__mmask8 k, __m128 a, __m128 b, int imm);
```

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4NF.

---

Ref. # 319433-023
**SQRTPD—Square Root of Double-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 51 /r SQRTPD xmm1, xmm2/m128</td>
<td>RM V/V</td>
<td>SSE2</td>
<td>Computes Square Roots of the packed double-precision floating-point values in xmm2/m128 and stores the result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F:WIG 51 /r VSQRTPD xmm1, xmm2/m128</td>
<td>RM V/V</td>
<td>AVX</td>
<td>Computes Square Roots of the packed double-precision floating-point values in xmm2/m128 and stores the result in xmm1.</td>
<td></td>
</tr>
<tr>
<td>VEX.256.66.0F:WIG 51 /r VSQRTPD ymm1, ymm2/m256</td>
<td>RM V/V</td>
<td>AVX</td>
<td>Computes Square Roots of the packed double-precision floating-point values in ymm2/m256 and stores the result in ymm1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.128.0F:W1 51 /r VSQRTPD xmm1 (k1)[z], xmm2/m128/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes Square Roots of the packed double-precision floating-point values in xmm2/m128/m64bcst and stores the result in xmm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.0F:W1 51 /r VSQRTPD ymm1 (k1)[z], ymm2/m256/m32bcst</td>
<td>FV V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes Square Roots of the packed double-precision floating-point values in ymm2/m256/m64bcst and stores the result in ymm1 subject to writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F:W1 51 /r VSQRTPD zmm1 (k1)[z], zmm2/m512/m64bcst[er]</td>
<td>FV V/V</td>
<td>AVX512F</td>
<td>Computes Square Roots of the packed double-precision floating-point values in zmm2/m512/m64bcst and stores the result in zmm1 subject to writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD computation of the square roots of the two, four or eight packed double-precision floating-point values in the source operand (the second operand) stores the packed double-precision floating-point results in the destination operand (the first operand).

**EVEX encoded versions:** The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask.

**VEX.256 encoded version:** The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** The source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
Operation

VSQRTPD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF (VL = 512) AND (EVEX.b = 1) AND (SRC *is register*)

 THEN

    SET_RM(EVEX.RC);

 ELSE

    SET_RM(MXCSR.RM);

 FI;

FI;

FOR j ← 0 TO KL-1

    i ← j * 64

 IF k1[j] OR *no writemask* THEN

     IF (EVEX.b = 1) AND (SRC *is memory*)

         THEN DEST[i+63:i] ← SQRT(SRC[i+63:i])

         ELSE DEST[i+63:i] ← SQRT(SRC[i+63:i])

         FI;

 ELSE

     IF *merging-masking* ; merging-masking

         THEN *DEST[i+63:i] remains unchanged*

         ELSE ; zeroing-masking

             DEST[i+63:i] ← 0

         FI

     FI;

ENDFOR

DEST[MAX_VL-1:VL] ← 0

VSQRTPD (VEX.256 encoded version)

DEST[63:0] ← SQRT(SRC[63:0])
DEST[127:64] ← SQRT(SRC[127:64])
DEST[191:128] ← SQRT(SRC[191:128])
DEST[255:192] ← SQRT(SRC[255:192])
DEST[MAX_VL-1:256] ← 0

VSQRTPD (VEX.128 encoded version)

DEST[63:0] ← SQRT(SRC[63:0])
DEST[127:64] ← SQRT(SRC[127:64])
DEST[MAX_VL-1:128] ← 0

SQRTPD (128-bit Legacy SSE version)

DEST[63:0] ← SQRT(SRC[63:0])
DEST[127:64] ← SQRT(SRC[127:64])
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VSQRTPD __m512d _mm512_sqrt_round_pd(__m512d a, int r);
VSQRTPD __m512d _mm512_mask_sqrt_round_pd(__m512d s, __mmask8 k, __m512d a, int r);
VSQRTPD __m512d _mm512_maskz_sqrt_round_pd(__mmask8 k, __m512d a, int r);
VSQRTPD __m256d _mm256_sqrt_pd (__m256d a);
VSQRTPD __m256d _mm256_mask_sqrt_pd(__m256d s, __mmask8 k, __m256d a, int r);
VSQRTPD __m256d _mm256_maskz_sqrt_pd(__mmask8 k, __m256d a, int r);
SQRTPD __m128d _mm_sqrt_pd (__m128d a);
VSQRTPD __m128d _mm_mask_sqrt_pd(__m128d s, __mmask8 k, __m128d a, int r);
VSQRTPD __m128d _mm_maskz_sqrt_pd(__mmask8 k, __m128d a, int r);
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 2; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instruction, see Exceptions Type E2.
#UD If EVEX.vvvv != 1111B.
## SQRTPS—Square Root of Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF 51 /r SQRTPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Computes Square Roots of the packed single-precision floating-point values in xmm2/m128 and stores the result in xmm1.</td>
</tr>
<tr>
<td>VEX.128.0F.WIG 51 /r VSQRTPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Computes Square Roots of the packed single-precision floating-point values in xmm2/m128 and stores the result in xmm1.</td>
</tr>
<tr>
<td>VEX.256.0F.WIG 51 /r VSQRTPS ymm1, ymm2/m256</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Computes Square Roots of the packed single-precision floating-point values in ymm2/m256 and stores the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.128.0F.W0 51 /r VSQRTPS xmm1[k1][z], xmm2/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Computes Square Roots of the packed single-precision floating-point values in xmm2/m128/m32bcst and stores the result in xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.0F.W0 51 /r VSQRTPS ymm1[k1][z], ymm2/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Computes Square Roots of the packed single-precision floating-point values in ymm2/m256/m32bcst and stores the result in ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.0F.W0 51 /r VSQRTPS zmm1[k1][z], zmm2/m512/m32bcst{er}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes Square Roots of the packed single-precision floating-point values in zmm2/m512/m32bcst and stores the result in zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs a SIMD computation of the square roots of the four, eight or sixteen packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand.

**EVEX.512 encoded versions:** The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register updated according to the writemask.

**VEX.256 encoded version:** The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 encoded version:** the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.
INSTRUCTION SET REFERENCE, A-Z

Operation

**VSQRTPS (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1) AND (SRC *is register*)

THEN

    SET_RM(EVEX.RC);

ELSE

    SET_RM(MXCSR.RM);

FI;

FOR j  0 TO KL-1

i  j * 32

IF k1[j] OR *no writemask* THEN

    IF (EVEX.b = 1) AND (SRC *is memory*)

        THEN DEST[i+31:j]  SQRT(SRC[31:0])

        ELSE DEST[i+31:j]  SQRT(SRC[i+31:j])

    FI;

ELSE

    IF *merging-masking* ; merging-masking

        THEN *DEST[i+31:j] remains unchanged*

        ELSE ; zeroing-masking

            DEST[i+31:j]  0

    FI

FI;

ENDFOR

DEST[MAX_VL-1:VL]  0

**VSQRTPS (VEX.256 encoded version)**

DEST[31:0]  SQRT(SRC[31:0])

DEST[63:32]  SQRT(SRC[63:32])

DEST[95:64]  SQRT(SRC[95:64])

DEST[127:96]  SQRT(SRC[127:96])

DEST[159:128]  SQRT(SRC[159:128])

DEST[191:160]  SQRT(SRC[191:160])

DEST[223:192]  SQRT(SRC[223:192])

DEST[255:224]  SQRT(SRC[255:224])

**VSQRTPS (VEX.128 encoded version)**

DEST[31:0]  SQRT(SRC[31:0])

DEST[63:32]  SQRT(SRC[63:32])

DEST[95:64]  SQRT(SRC[95:64])

DEST[127:96]  SQRT(SRC[127:96])

DEST[MAX_VL-1:128]  0

**SQRTPS (128-bit Legacy SSE version)**

DEST[31:0]  SQRT(SRC[31:0])

DEST[63:32]  SQRT(SRC[63:32])

DEST[95:64]  SQRT(SRC[95:64])

DEST[127:96]  SQRT(SRC[127:96])

DEST[MAX_VL-1:128] (Unmodified)
**Intel C/C++ Compiler Intrinsic Equivalent**

VSQRTPS __m512 __mm512_sqrt_round_ps(__m512 a, int r);
VSQRTPS __m512 __mm512_mask_sqrt_round_ps(__m512 s, __mmask16 k, __m512 a, int r);
VSQRTPS __m512 __mm512_maskz_sqrt_round_ps(__mmask16 k, __m512 a, int r);
VSQRTPS __m256 __mm256_sqrt_ps (__m256 a);
VSQRTPS __m256 __mm256_mask_sqrt_ps(__m256 s, __mmask8 k, __m256 a, int r);
VSQRTPS __m256 __mm256_maskz_sqrt_ps(__mmask8 k, __m256 a, int r);
SQRTPS __m128 __mm_sqrt_ps (__m128 a);
VSQRTPS __m128 __mm_mask_sqrt_ps(__m128 s, __mmask8 k, __m128 a, int r);
VSQRTPS __m128 __mm_maskz_sqrt_ps(__mmask8 k, __m128 a, int r);

**SIMD Floating-Point Exceptions**

Invalid, Precision, Denormal

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 2; additionally

#UD If VEX.vvvv != 1111B.

EVEX-encoded instruction, see Exceptions Type E2.

#UD If EVEX.vvvv != 1111B.
**SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 51/r SQRTSD xmm1,xmm2/m64</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Computes square root of the low double-precision floating-point value in xmm2/m64 and stores the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F2.0F.WIG 51/r VSQRTSD xmm1,xmm2, xmm3/m64</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Computes square root of the low double-precision floating-point value in xmm3/m64 and stores the results in xmm1. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F2.0F.W1 51/r VSQRTSD xmm1 (k1)[z], xmm2, xmm3/m64{er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes square root of the low double-precision floating-point value in xmm3/m64 and stores the results in xmm1 under writemask k1. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the square root of the low double-precision floating-point value in the second source operand and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. The quadword at bits 127:64 of the destination operand remains unchanged. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded versions: Bits 127:64 of the destination operand are copied from the corresponding bits of the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination operand is updated according to the writemask.

Software should ensure VSQRTSD is encoded with VEX.L=0. Encoding VSQRTSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VSQRTSD (EVEX encoded version)
IF (EVEX.b = 1) AND (SRC2 *is register*)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

IF k1[0] or *no writemask*
    THEN DEST[63:0] \leftarrow SQRT(SRC2[63:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[63:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[63:0] \leftarrow 0
        FI;
    FI;

DEST[127:64] \leftarrow SRC1[127:64]
DEST[MAX_VL-1:128] \leftarrow 0

VSQRTSD (VEX.128 encoded version)
DEST[63:0] \leftarrow SQRT(SRC2[63:0])
DEST[127:64] \leftarrow SRC1[127:64]
DEST[MAX_VL-1:128] \leftarrow 0

SQRTSD (128-bit Legacy SSE version)
DEST[63:0] \leftarrow SQRT(SRC[63:0])
DEST[MAX_VL-1:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VSQRTSD __m128d _mm_sqrt_round_sd(__m128d a, __m128d b, int r);
VSQRTSD __m128d _mm_mask_sqrt_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int r);
VSQRTSD __m128d _mm_maskz_sqrt_round_sd(__mmask8 k, __m128d a, __m128d b, int r);
SQRTSD __m128d _mm_sqrt_sd (__m128d a, __m128d b)

SIMD Floating-Point Exceptions
Invalid, Precision, Denormal

Other Exceptions
Non-EVEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
**SQRTSS—Compute Square Root of Scalar Single-Precision Value**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 51 /r SQRTSS xmm1, xmm2/m32</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Computes square root of the low single-precision floating-point value in xmm2/m32 and stores the results in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F.WIG 51 /r VSQRTSS xmm1, xmm2, xmm3/m32</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Computes square root of the low single-precision floating-point value in xmm3/m32 and stores the results in xmm1. Also, upper single-precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F.W0 51 /r VSQRTSS xmm1 (k1)[r], xmm2, xmm3/m32{er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes square root of the low single-precision floating-point value in xmm3/m32 and stores the results in xmm1 under writemask k1. Also, upper single-precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].</td>
</tr>
</tbody>
</table>

**InstructionOperand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRMreg (w)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRMreg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRMreg/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the square root of the low single-precision floating-point value in the second source operand and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are an XMM register.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAX_VL-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 and EVEX encoded versions: Bits 127:32 of the destination operand are copied from the corresponding bits of the first source operand. Bits (MAX_VL-1:128) of the destination ZMM register are zeroed.

EVEX encoded version: The low doubleword element of the destination operand is updated according to the writemask.

Software should ensure VSQRTSS is encoded with VEX.L=0. Encoding VSQRTSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

**VSQRTSS (EVEX encoded version)**

IF (EVEX.b = 1) AND (SRC2 *is register*)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;

IF k1[0] or *no writemask*
    THEN
        DEST[31:0] ← SQRT(SRC2[31:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
            ELSE ; zeroing-masking
                DEST[31:0] ← 0
        FI;
    FI;

DEST[MAX_VL-1:128] ← 0

**VSQRTSS (VEX.128 encoded version)**

DEST[31:0] ← SQRT(SRC2[31:0])
DEST[MAX_VL-1:128] ← 0

**SQRTSS (128-bit Legacy SSE version)**

DEST[31:0] ← SQRT(SRC2[31:0])
DEST[MAX_VL-1:32] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VSQRTSS __m128 _mm_sqrt_round_ss(__m128 a, __m128 b, int r);
VSQRTSS __m128 _mm_mask_sqrt_round_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, int r);
VSQRTSS __m128 _mm_maskz_sqrt_round_ss(__mmask8 k, __m128 a, __m128 b, int r);
SQRTPS __m128 _mm_sqrt_ss(__m128 a)

**SIMD Floating-Point Exceptions**

Invalid, Precision, Denormal

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 3.
EVEX-encoded instruction, see Exceptions Type E3.
VPTERNLOGD/VPTERNLOGQ—Bitwise Ternary Logic

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F3A.W0 25 /r ib VPTERNLOGD xmm1 [k1][z], xmm2, xmm3/m128/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise ternary logic taking xmm1, xmm2 and xmm3/m128/m32bcst as source operands and writing the result to xmm1 under writemask k1 with dword granularity. The immediate value determines the specific binary function being implemented.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F3A.W0 25 /r ib VPTERNLOGD ymm1 [k1][z], ymm2, ymm3/m256/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise ternary logic taking ymm1, ymm2 and ymm3/m256/m32bcst as source operands and writing the result to ymm1 under writemask k1 with dword granularity. The immediate value determines the specific binary function being implemented.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F3A.W0 25 /r ib VPTERNLOGD zmm1 [k1][z], zmm2, zmm3/m512/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise ternary logic taking zmm1, zmm2 and zmm3/m512/m32bcst as source operands and writing the result to zmm1 under writemask k1 with dword granularity. The immediate value determines the specific binary function being implemented.</td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F3A.W1 25 /r ib VPTERNLOGQ xmm1 [k1][z], xmm2, xmm3/m128/m64bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise ternary logic taking xmm1, xmm2 and xmm3/m128/m64bcst as source operands and writing the result to xmm1 under writemask k1 with qword granularity. The immediate value determines the specific binary function being implemented.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F3A.W1 25 /r ib VPTERNLOGQ ymm1 [k1][z], ymm2, ymm3/m256/m64bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise ternary logic taking ymm1, ymm2 and ymm3/m256/m64bcst as source operands and writing the result to ymm1 under writemask k1 with qword granularity. The immediate value determines the specific binary function being implemented.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F3A.W1 25 /r ib VPTERNLOGQ zmm1 [k1][z], zmm2, zmm3/m512/m64bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise ternary logic taking zmm1, zmm2 and zmm3/m512/m64bcst as source operands and writing the result to zmm1 under writemask k1 with qword granularity. The immediate value determines the specific binary function being implemented.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description

VPTERNLOGD/Q takes three bit vectors of 512-bit length (in the first, second and third operand) as input data to form a set of 512 indices, each index is comprised of one bit from each input vector. The imm8 byte specifies a boolean logic table producing a binary value for each 3-bit index value. The final 512-bit boolean result is written to the destination operand (the first operand) using the writemask k1 with the granularity of doubleword element or quadword element into the destination.

The destination operand is a ZMM (EVEX.512)/YMM (EVEX.256)/XMM (EVEX.128) register. The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM register conditionally updated with writemask k1.

Table 5-18 shows two examples of Boolean functions specified by immediate values 0xE2 and 0xE4, with the look up result listed in the fourth column following the three columns containing all possible values of the 3-bit index.
Specifying different values in imm8 will allow any arbitrary three-input Boolean functions to be implemented in software using VPTERNLOGD/Q. Table 5-1 and Table 5-2 provide a mapping of all 256 possible imm8 values to various Boolean expressions.

Operation

**VPTERNLOGD (EVEX encoded versions)**

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

\(\text{FOR } j \leftarrow 0 \text{ TO } KL-1\)

\(i \leftarrow j \times 32\)

\(\text{IF } k1[j] \text{ OR *no writemask*}\)

\(\text{THEN}\)

\(\text{FOR } k \leftarrow 0 \text{ TO } 31\)

\(\text{IF (EVEX.b = 1) AND (SRC2 *is memory*)}\)

\(\text{THEN } \text{DEST}[[j][k] \leftarrow \text{imm}[(\text{DEST}[[i+k] << 2) + (\text{SRC1}[i+k] << 1) + \text{SRC2}[k]]\)

\(\text{ELSE } \text{DEST}[[j][k] \leftarrow \text{imm}[(\text{DEST}[[i+k] << 2) + (\text{SRC1}[i+k] << 1) + \text{SRC2}[i+k]]\)

\(\text{FI};\)

; table lookup of immediate bellow;

\(\text{ELSE}\)

\(\text{IF *merging-masking* ; merging-masking}\)

\(\text{THEN } \text{DEST}[31+i:i] \text{ remains unchanged*}\)

\(\text{ELSE ; zeroing-masking}\)

\(\text{DEST}[31+i:i] \leftarrow 0\)

\(\text{FI;}\)

\(\text{FI;}\)

\(\text{ENDFOR;}\)

\(\text{DEST}[\text{MAX}_\text{VL-1}:\text{VL}] \leftarrow 0\)

---

**Table 5-18. Examples of VPTERNLOGD/Q Imm8 Boolean Function and Input Index Values**

<table>
<thead>
<tr>
<th>VPTERNLOGD reg1, reg2, src3, 0xE2</th>
<th>Bit Result with Imm8=0xE2</th>
<th>VPTERNLOGD reg1, reg2, src3, 0xE4</th>
<th>Bit Result with Imm8=0xE4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit(reg1)</td>
<td>Bit(reg2)</td>
<td>Bit(src3)</td>
<td>Bit(reg1)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
**VPTERNLOGQ (EVEX encoded versions)**

KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            FOR k ← 0 TO 63
                IF (EVEX.b = 1) AND (SRC2 *is memory*)
                    THEN DEST[j][k] ← imm[(DEST[i+k] << 2) + (SRC1[i+k] << 1) + SRC2[k]]
                ELSE DEST[j][k] ← imm[(DEST[i+k] << 2) + (SRC1[i+k] << 1) + SRC2[i+k]]
                    ; table lookup of immediate bellow;
                ELSE
                    IF *merging-masking* ; merging-masking
                        THEN *DEST[63+i:i] remains unchanged* ; zeroing-masking
                                DEST[63+i] ← 0
                    FI;
            FI;
        ENDFOR;
    DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalents**

VPTERNLOGD __m512i _mm512_ternarylogic_epi32(__m512i a, __m512i b, int imm);
VPTERNLOGD __m512i _mm512_mask_ternarylogic_epi32(__m512i s, __mmask16 m, __m512i a, __m512i b, int imm);
VPTERNLOGD __m512i _mm512_maskz_ternarylogic_epi32(__mmask m, __m512i a, __m512i b, int imm);
VPTERNLOGD __m256i _mm256_ternarylogic_epi32(__m256i a, __m256i b, int imm);
VPTERNLOGD __m256i _mm256_mask_ternarylogic_epi32(__m256i s, __mmask8 m, __m256i a, __m256i b, int imm);
VPTERNLOGD __m256i _mm256_maskz_ternarylogic_epi32(__mmask8 m, __m256i a, __m256i b, int imm);
VPTERNLOGD __m128i _mm_ternarylogic_epi32(__m128i a, __m128i b, int imm);
VPTERNLOGD __m128i _mm_mask_ternarylogic_epi32(__m128i s, __mmask8 m, __m128i a, __m128i b, int imm);
VPTERNLOGD __m128i _mm_maskz_ternarylogic_epi32(__mmask8 m, __m128i a, __m128i b, int imm);
VPTERNLOGQ __m512i _mm512_ternarylogic_epi64(__m512i a, __m512i b, int imm);
VPTERNLOGQ __m512i _mm512_mask_ternarylogic_epi64(__m512i s, __mmask8 m, __m512i a, __m512i b, int imm);
VPTERNLOGQ __m512i _mm512_maskz_ternarylogic_epi64(__mmask8 m, __m512i a, __m512i b, int imm);
VPTERNLOGQ __m256i _mm256_ternarylogic_epi64(__m256i a, __m256i b, int imm);
VPTERNLOGQ __m256i _mm256_mask_ternarylogic_epi64(__m256i s, __mmask8 m, __m256i a, __m256i b, int imm);
VPTERNLOGQ __m256i _mm256_maskz_ternarylogic_epi64(__mmask8 m, __m256i a, __m256i b, int imm);
VPTERNLOGQ __m128i _mm_ternarylogic_epi64(__m128i a, __m128i b, int imm);
VPTERNLOGQ __m128i _mm_mask_ternarylogic_epi64(__m128i s, __mmask8 m, __m128i a, __m128i b, int imm);
VPTERNLOGQ __m128i _mm_maskz_ternarylogic_epi64(__mmask8 m, __m128i a, __m128i b, int imm);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4.
## VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ—Logical AND and Set Mask

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 26 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Bitwise AND of packed byte integers in xmm2 and xmm3/m128 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMB k2 [k1], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 26 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Bitwise AND of packed byte integers in ymm2 and ymm3/m256 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMB k2 [k1], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 26 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise AND of packed byte integers in zmm2 and zmm3/m512 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMB k2 [k1], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 26 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Bitwise AND of packed word integers in xmm2 and xmm3/m128 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMW k2 [k1], xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 26 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Bitwise AND of packed word integers in ymm2 and ymm3/m256 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMW k2 [k1], ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 26 /r</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise AND of packed word integers in zmm2 and zmm3/m512 and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMW k2 [k1], zmm2, zmm3/m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 27 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed doubleword integers in xmm2 and xmm3/m128/m32bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMD k2 [k1], xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 27 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed doubleword integers in ymm2 and ymm3/m256/m32bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMD k2 [k1], ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 27 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise AND of packed doubleword integers in zmm2 and zmm3/m512/m32bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMD k2 [k1], zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 27 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed quadword integers in xmm2 and xmm3/m128/m64bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMQ k2 [k1], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 27 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Bitwise AND of packed quadword integers in ymm2 and ymm3/m256/m64bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMQ k2 [k1], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 27 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise AND of packed quadword integers in zmm2 and zmm3/m512/m64bcst and set mask k2 to reflect the zero/non-zero status of each element of the result, under writemask k1.</td>
</tr>
<tr>
<td>VPTESTMQ k2 [k1], zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Instruction Set Reference, A-Z

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FVM</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a bitwise logical AND operation on the first source operand (the second operand) and second source operand (the third operand) and stores the result in the destination operand (the first operand) under the writemask. Each bit of the result is set to 1 if the bitwise AND of the corresponding elements of the first and second src operands is non-zero; otherwise it is set to 0.

VPTESTMD/VPTESTMQ: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a mask register updated under the writemask.

VPTESTMB/VPTESTMW: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is a mask register updated under the writemask.

Operation

VPTESTMB (EVEX encoded versions)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1
  i ← j * 8
  IF k1[j] OR *no writemask*
    THEN DEST[i] ← (SRC1[i+7:i] BITWISE AND SRC2[i+7:i] != 0)? 1 : 0;
    ELSE DEST[i] = 0 ; zeroing-masking only
  FI;
ENDFOR
DEST[MAX_KL-1:KL] ← 0

VPTESTMW (EVEX encoded versions)
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN DEST[i] ← (SRC1[i+15:i] BITWISE AND SRC2[i+15:i] != 0)? 1 : 0;
    ELSE DEST[i] = 0 ; zeroing-masking only
  FI;
ENDFOR
DEST[MAX_KL-1:KL] ← 0

VPTESTMD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i] ← (SRC1[i+31:i] BITWISE AND SRC2[i+31:i] != 0)? 1 : 0;
      ELSE DEST[i] ← (SRC1[i+31:i] BITWISE AND SRC2[i+31:i] != 0)? 1 : 0;
    FI;
    ELSE DEST[i] ← 0 ; zeroing-masking only
    FI;
ENDFOR
DEST[MAX_KL-1:KL] ← 0

**VPTESTMQ (EVEX encoded versions)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN
            IF (EVEX.b = 1) AND (SRC2 *is memory*)
                THEN DEST[j] ← (SRC1[i+63:i] BITWISE AND SRC2[63:0]) != 0? 1 : 0;
                ELSE DEST[j] ← (SRC1[i+63:i] BITWISE AND SRC2[i+63:i]) != 0? 1 : 0;
            FI;
        ELSE DEST[j] ← 0 ; zeroing-masking only
        FI;
    ENDFOR

DEST[MAX_KL-1:KL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalents**

VPTESTMB __mmask64 _mm512_test_epi8_mask( __m512i a, __m512i b);
VPTESTMB __mmask64 _mm512_mask_test_epi8_mask(__mmask64, __m512i a, __m512i b);
VPTESTMW __mmask32 _mm512_test_epi16_mask( __m512i a, __m512i b);
VPTESTMW __mmask32 _mm512_mask_test_epi16_mask(__mmask32, __m512i a, __m512i b);
VPTESTMD __mmask16 _mm512_test_epi32_mask( __m512i a, __m512i b);
VPTESTMD __mmask16 _mm512_mask_test_epi32_mask(__mmask16, __m512i a, __m512i b);
VPTESTMQ __mmask8 _mm512_test_epi64_mask(__m512i a, __m512i b);
VPTESTMQ __mmask8 _mm512_mask_test_epi64_mask(__mmask8, __m512i a, __m512i b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

VPTESTMD/Q: See Exceptions Type E4.
VPTESTMB/W: See Exceptions Type E4.nb.
**VPSRAVW/VPSRAVD/VPSRAVQ—Variable Bit Shift Right Arithmetic**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.128.66.0F38.W0 46/r VPSRAVD xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 46/r VPSRAVD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Shift doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in sign bits.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 11/r VPSRAVW xmm1 <a href="z">k1</a>, xmm2, xmm3/m128</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift words in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 11/r VPSRAVW ymm1 <a href="z">k1</a>, ymm2, ymm3/m256</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift words in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 11/r VPSRAVW zmm1 <a href="z">k1</a>, zmm2, zmm3/m512</td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift words in zmm2 right by amount specified in the corresponding element of zmm3/m512 while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 46/r VPSRAVD xmm1 <a href="z">k1</a>, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128/m32bcst while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 46/r VPSRAVD ymm1 <a href="z">k1</a>, ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256/m32bcst while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 46/r VPSRAVD zmm1 <a href="z">k1</a>, zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift doublewords in zmm2 right by amount specified in the corresponding element of zmm3/m512/m32bcst while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W1 46/r VPSRAVQ xmm1 <a href="z">k1</a>, xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128/m64bcst while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W1 46/r VPSRAVQ ymm1 <a href="z">k1</a>, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Shift quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256/m64bcst while shifting in sign bits using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W1 46/r VPSRAVQ zmm1 <a href="z">k1</a>, zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift quadwords in zmm2 right by amount specified in the corresponding element of zmm3/m512/m64bcst while shifting in sign bits using writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>
Description
Shifts the bits in the individual data elements (word/doublewords/quadword) in the first source operand (the second operand) to the right by the number of bits specified in the count value of respective data elements in the second source operand (the third operand). As the bits in the data elements are shifted right, the empty high-order bits are set to the MSB (sign extension).

The count values are specified individually in each data element of the second source operand. If the unsigned integer value specified in the respective data element of the second source operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination data element are filled with the corresponding sign bit of the source element.

The count values are specified individually in each data element of the second source operand. If the unsigned integer value specified in the respective data element of the second source operand is greater than 16 (for word), 31 (for doublewords), or 63 (for a quadword), then the destination data element are written with 0.

VEX.128 encoded version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an YMM register or a 256-bit memory location. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX.512/256/128 encoded VPSRAVD/W: The destination and first source operands are ZMM/YMM/XMM registers. The count operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination is conditionally updated with writemask k1.

EVEX.512/256/128 encoded VPSRAVQ: The destination and first source operands are ZMM/YMM/XMM registers. The count operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination is conditionally updated with writemask k1.

Operation
VPSRAW (EVEX encoded version)
(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1
  i ← j * 16
  IF k1[j] OR *no writemask*
    THEN
      COUNT ← SRC2[i+3:i]
      IF COUNT < 16
        THEN DEST[i+15:i] ← SignExtend(SRC1[i+15:i] >> COUNT)
        ELSE
          FOR k ← 0 TO 15
            DEST[i+k] ← SRC1[i+15]
          ENDFOR;
        FI
      ELSE
        IF *merging-masking* ; merging-masking
          THEN *DEST[i+15:i] remains unchanged*
          ELSE ; zeroing-masking
            DEST[i+15:i] ← 0
          FI
        FI
  ENDFOR;
DEST[MAX_VL-1:VL] ← 0;
**VPSRAVD (VEX.128 version)**

COUNT_0 ← SRC2[31:0]

(* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2*)

COUNT_3 ← SRC2[100 : 96];

DEST[31:0] ← SignExtend(SRC1[31:0] >> COUNT_0);

(* Repeat shift operation for 2nd through 4th dwords *)

DEST[127:96] ← SignExtend(SRC1[127:96] >> COUNT_3);

DEST[MAX_VL-1:128] ← 0;

**VPSRAVD (VEX.256 version)**

COUNT_0 ← SRC2[31 : 0];

(* Repeat Each COUNT_i for the 2nd through 8th dwords of SRC2*)

COUNT_7 ← SRC2[228 : 224];

DEST[31:0] ← SignExtend(SRC1[31:0] >> COUNT_0);

(* Repeat shift operation for 2nd through 7th dwords *)

DEST[255:224] ← SignExtend(SRC1[255:224] >> COUNT_7);

DEST[MAX_VL-1:256] ← 0;

**VPSRAVD (EVEX encoded version)**

(\( KL, VL \) = (4, 128), (8, 256), (16, 512))

FOR \( j \) ← 0 TO KL-1

\( i \) ← \( j \) * 32

IF \( k1[j] \) OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC2 *is memory*)

THEN

COUNT ← SRC2[4:0]

IF COUNT < 32

THEN

DEST[i+31:i] ← SignExtend(SRC1[i+31:i] >> COUNT)

ELSE

FOR \( k \) ← 0 TO 31

DEST[i+k] ← SRC1[i+31]

ENDFOR;

ELSE

COUNT ← SRC2[i+4:i]

IF COUNT < 32

THEN

DEST[i+31:i] ← SignExtend(SRC1[i+31:i] >> COUNT)

ELSE

FOR \( k \) ← 0 TO 31

DEST[i+k] ← SRC1[i+31]

ENDFOR;

FI

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[31:0] remains unchanged*

ELSE ; zeroing-masking

DEST[31:0] ← 0

FI

ENDFOR;

DEST[MAX_VL-1:VL] ← 0;
VPSRAVQ (EVEX encoded version)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN
                COUNT ← SRC2[5:0]
                IF COUNT < 64
                    THEN
                        DEST[i+63:i] ← SignExtend(SRC1[i+63:i] >> COUNT)
                    ELSE
                        FOR k ← 0 TO 63
                            DEST[i+k] ← SRC1[i+63]
                        ENDFOR;
                FI
            ELSE
                COUNT ← SRC2[i+5:i]
                IF COUNT < 64
                    THEN
                        DEST[i+63:i] ← SignExtend(SRC1[i+63:i] >> COUNT)
                    ELSE
                        FOR k ← 0 TO 63
                            DEST[i+k] ← SRC1[i+63]
                        ENDFOR;
                FI
            FI
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[63:0] remains unchanged*
            ELSE ; zeroing-masking
                DEST[63:0] ← 0
            FI
        FI
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0;

Intel C/C++ Compiler Intrinsic Equivalent

VPSRAVD __m512i _mm512_srav_epi32(__m512i a, __m512i cnt);
VPSRAVD __m512i _mm512_mask_srav_epi32(__m512i s, __mmask16 m, __m512i a, __m512i cnt);
VPSRAVD __m512i _mm512_maskz_srav_epi32(__mmask16 m, __m512i a, __m512i cnt);
VPSRAVD __m256i _mm256_srav_epi32(__m256i a, __m256i cnt);
VPSRAVD __m256i _mm256_mask_srav_epi32(__m256i s, __mmask8 m, __m256i a, __m256i cnt);
VPSRAVD __m256i _mm256_maskz_srav_epi32(__mmask8 m, __m256i a, __m256i cnt);
VPSRAVD __m128i _mm_srav_epi32(__m128i a, __m128i cnt);
VPSRAVD __m128i _mm_mask_srav_epi32(__m128i s, __mmask8 m, __m128i a, __m128i cnt);
VPSRAVD __m128i _mm_maskz_srav_epi32(__mmask8 m, __m128i a, __m128i cnt);
VPSRAVQ __m512i _mm512_srav_epi64(__m512i a, __m512i cnt);
VPSRAVQ __m512i _mm512_mask_srav_epi64(__m512i s, __mmask8 m, __m512i a, __m512i cnt);
VPSRAVQ __m512i _mm512_maskz_srav_epi64(__mmask8 m, __m512i a, __m512i cnt);
VPSRAVQ __m256i _mm256_srav_epi64(__m256i a, __m256i cnt);
VPSRAVQ __m256i _mm256_mask_srav_epi64(__m256i s, __mmask8 m, __m256i a, __m256i cnt);
VPSRAVQ __m256i _mm256_maskz_srav_epi64(__mmask8 m, __m256i a, __m256i cnt);
VPSRAVQ __m128i _mm_srav_epi64(__m128i a, __m128i cnt);
VPSRAVQ __m128i _mm_mask_srav_epi64(__m128i s, __mmask8 m, __m128i a, __m128i cnt);
VPSRAVQ __m128i _mm_maskz_srav_epi64(__mmask8 m, __m128i a, __m128i cnt);
VPSRAVQ __m128i _mm_maskz_srav_epi64(__mmask8 m, __m128i a, __m128i cnt);
VPSRAVW __m512i _mm512_srav_epi16(__m512i a, __m512i cnt);
VPSRAVW __m512i _mm512_mask_srav_epi16(__m512i s, __mmask32 m, __m512i a, __m512i cnt);
VPSRAVW __m512i _mm512_maskz_srav_epi16(__mmask32 m, __m512i a, __m512i cnt);
VPSRAVW __m256i _mm256_srav_epi16(__m256i a, __m256i cnt);
VPSRAVW __m256i _mm256_mask_srav_epi16(__m256i s, __mmask16 m, __m256i a, __m256i cnt);
VPSRAVW __m256i _mm256_maskz_srav_epi16(__mmask16 m, __m256i a, __m256i cnt);
VPSRAVW __m128i _mm128i_ravw_epi16(__m128i a, __m128i cnt);
VPSRAVW __m128i _mm128i_mask_srav_epi16(__m128i s, __mmask8 m, __m128i a, __m128i cnt);
VPSRAVW __m128i _mm128i_maskz_srav_epi32(__mmask8 m, __m128i a, __m128i cnt);
VPSRAVD __m256i _mm256_srav_epi32 (__m256i m, __m256i count)

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instruction, see Exceptions Type 4.
EVEX-encoded instruction, see Exceptions Type E4.
INSTRUCTION SET REFERENCE, A-Z

PXOR/PXORD/PXORQ—Exclusive Or

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F EF /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Bitwise XOR of xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG EF /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Bitwise XOR of xmm3/m128 and xmm2.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG EF /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Bitwise XOR of ymm3/m256 and ymm2.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W0 EF /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise XOR of packed doubleword integers in xmm2 and xmm3/m128 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:W0 EF /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise XOR of packed doubleword integers in ymm2 and ymm3/m256 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:W0 EF /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise XOR of packed doubleword integers in zmm2 and zmm3/m512/m32bcst using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W1 EF /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise XOR of packed quadword integers in xmm2 and xmm3/m128 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:W1 EF /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Bitwise XOR of packed quadword integers in ymm2 and ymm3/m256 using writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:W1 EF /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise XOR of packed quadword integers in zmm2 and zmm3/m512/m64bcst using writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a bitwise logical XOR operation on the second source operand and the first source operand and stores the result in the destination operand. Each bit of the result is set to 0 if the corresponding bits of the first and second operands are identical; otherwise, it is set to 0.

EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.
VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the corresponding register destination are zeroed.

VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) of the corresponding register destination are zeroed.

Legacy SSE instructions: In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding ZMM destination register remain unchanged.

Operation

PXOR (Legacy SSE instruction)
DEST[127:0] ← (DEST[127:0] BITWISE XOR SRC[127:0])

VPXOR (VEX.128 encoded instruction)
DEST[127:0] ← (SRC1[127:0] BITWISE XOR SRC2[127:0])
DEST[MAX_VL-1:128] ← 0

VPXOR (VEX.256 encoded instruction)
DEST[255:0] ← (SRC1[255:0] BITWISE XOR SRC2[255:0])
DEST[MAX_VL-1:256] ← 0

VPXORD (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+31:i] ← SRC1[i+31:i] BITWISE XOR SRC2[31:0]
      ELSE DEST[i+31:i] ← SRC1[i+31:i] BITWISE XOR SRC2[i+31:i]
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[31:0] remains unchanged*
    ELSE ; zeroing-masking
      DEST[31:0] ← 0
    FI;
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0
VPXORQ (EVEX encoded versions)  
(KL, VL) = (2, 128), (4, 256), (8, 512)  
FOR j ← 0 TO KL-1  
i ← j * 64  
IF k1[j] OR *no writemask* THEN  
    IF (EVEX.b = 1) AND (SRC2 *is memory*)  
        THEN DEST[i+63:i] ← SRC1[i+63:i] BITWISE XOR SRC2[63:0]  
        ELSE DEST[i+63:i] ← SRC1[i+63:i] BITWISE XOR SRC2[i+63:i]  
    FI;  
ELSE  
    IF *merging-masking* ; merging-masking  
        THEN *(DEST[63:0] remains unchanged)*  
    ELSE ; zeroing-masking  
        DEST[63:0] ← 0  
    FI;  
FI;  
ENDFOR;  
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPXORD __m512i _mm512_xor_epi32(__m512i a, __m512i b)  
VPXORD __m512i _mm512_mask_xor_epi32(__m512i s, __mmask16 m, __m512i a, __m512i b)  
VPXORD __m512i _mm512_maskz_xor_epi32(__mmask16 m, __m512i a, __m512i b)  
VPXORD __m256i _mm256_xor_epi32(__m256i a, __m256i b)  
VPXORD __m256i _mm256_mask_xor_epi32(__m256i s, __mmask8 m, __m256i a, __m256i b)  
VPXORD __m256i _mm256_maskz_xor_epi32(__mmask8 m, __m256i a, __m256i b)  
VPXORD __m128i _mm_xor_epi32(__m128i a, __m128i b)  
VPXORD __m128i _mm_mask_xor_epi32(__m128i s, __mmask8 m, __m128i a, __m128i b)  
VPXORD __m128i _mm_maskz_xor_epi32(__mmask8 m, __m128i a, __m128i b)  
PXOR __m128i _mm_xor_si128 ( __m128i a, __m128i b)  
PXOR __m256i _mm256_xor_si256 ( __m256i a, __m256i b)

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instruction, see Exceptions Type 4.  
EVEX-encoded instruction, see Exceptions Type E4.
VRANGEPD—Range Restriction Calculation For Packed Pairs of Float64 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 50 / r ib VRANGEPD xmm1 [k1]{z}, xmm2, xmm3/m128/m64bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Calculate two RANGE operation output value from 2 pairs of double-precision floating-point values in xmm2 and xmm3/m128/m32bcst, store the results to xmm1 under the writemask k1. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 50 / r ib VRANGEPD ymm1 [k1]{z}, ymm2, ymm3/m256/m64bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Calculate four RANGE operation output value from 4 pairs of double-precision floating-point values in ymm2 and ymm3/m256/m32bcst, store the results to ymm1 under the writemask k1. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 50 / r ib VRANGEPD zmm1 [k1]{z}, zmm2, zmm3/m512/m64bcst{sae}, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Calculate eight RANGE operation output value from 8 pairs of double-precision floating-point values in zmm2 and zmm3/m512/m32bcst, store the results to zmm1 under the writemask k1. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

**Description**

This instruction calculates 2/4/8 range operation outputs from two sets of packed input double-precision FP values in the first source operand (the second operand) and the second source operand (the third operand). The range outputs are written to the destination operand (the first operand) under the writemask k1.

Bits 7:4 of imm8 byte must be zero. The range operation output is performed in two parts, each configured by a two-bit control field within imm8[3:0]:

- Imm8[1:0] specifies the initial comparison operation to be one of max, min, max absolute value or min absolute value of the input value pair. Each comparison of two input values produces an intermediate result that combines with the sign selection control (Imm8[3:2]) to determine the final range operation output.
- Imm8[3:2] specifies the sign of the range operation output to be one of the following: from the first input value, from the comparison result, set or clear.

The encodings of Imm8[1:0] and Imm8[3:2] are shown in Figure 5-40.

**Figure 5-40. Imm8 Controls for VRANGEPD/SD/PS/SS**

When one or more of the input value is a NAN, the comparison operation may signal invalid exception (IE). Details with one of more input value is NAN is listed in Table 5-19. If the comparison raises an IE, the sign select control (Imm8[3:2]) has no effect to the range operation output, this is indicated also in Table 5-19.
When both input values are zeros of opposite signs, the comparison operation of MIN/MAX in the range compare operation is slightly different from the conceptually similar FP MIN/MAX operation that are found in the instructions VMAXPD/VMINPD. The details of MIN/MAX/MIN_ABS/MAX_ABS operation for VRANGEPD/PS/SD/SS for magnitude-0, opposite-signed input cases are listed in Table 5-20.

Additionally, non-zero, equal-magnitude with opposite-sign input values perform MIN_ABS or MAX_ABS comparison operation with result listed in Table 5-21.

Table 5-19. Signaling of Comparison Operation of One or More NaN Input Values and Effect of Imm8[3:2]

<table>
<thead>
<tr>
<th>Src1</th>
<th>Src2</th>
<th>Result</th>
<th>IE Signaling Due to Comparison</th>
<th>Imm8[3:2] Effect to Range Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>sNaN1</td>
<td>sNaN2</td>
<td>Quiet(sNaN1)</td>
<td>Yes</td>
<td>Ignored</td>
</tr>
<tr>
<td>sNaN1</td>
<td>qNaN2</td>
<td>Quiet(sNaN1)</td>
<td>Yes</td>
<td>Ignored</td>
</tr>
<tr>
<td>sNaN1</td>
<td>Norm2</td>
<td>Quiet(sNaN1)</td>
<td>Yes</td>
<td>Ignored</td>
</tr>
<tr>
<td>qNaN1</td>
<td>sNaN2</td>
<td>Quiet(sNaN2)</td>
<td>Yes</td>
<td>Ignored</td>
</tr>
<tr>
<td>qNaN1</td>
<td>qNaN2</td>
<td>qNaN</td>
<td>No</td>
<td>Applicable</td>
</tr>
<tr>
<td>qNaN1</td>
<td>Norm2</td>
<td>Norm2</td>
<td>No</td>
<td>Applicable</td>
</tr>
<tr>
<td>Norm1</td>
<td>sNaN2</td>
<td>Quiet(sNaN2)</td>
<td>Yes</td>
<td>Ignored</td>
</tr>
<tr>
<td>Norm1</td>
<td>qNaN2</td>
<td>Norm1</td>
<td>No</td>
<td>Applicable</td>
</tr>
</tbody>
</table>

Table 5-20. Comparison Result for Opposite-Signed Zero Cases for MIN, MIN_ABS and MAX, MAX_ABS

<table>
<thead>
<tr>
<th>MIN and MIN_ABS</th>
<th>MAX and MAX_ABS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Src1</td>
<td>Src2</td>
</tr>
<tr>
<td>+0</td>
<td>-0</td>
</tr>
<tr>
<td>-0</td>
<td>+0</td>
</tr>
</tbody>
</table>

Table 5-21. Comparison Result of Equal-Magnitude Input Cases for MIN_ABS and MAX_ABS, (|a| = |b|, a>0, b<0)

| MIN_ABS (|a| = |b|, a>0, b<0) | MAX_ABS (|a| = |b|, a>0, b<0) |
|-------------|---------------|
| Src1 | Src2 | Result | Src1 | Src2 | Result |
| a   | b    | b      | a    | b    | a      |
| b   | a    | b      | b    | a    | a      |

Operation

RangeDP(SRC1[63:0], SRC2[63:0], CmpOpCtl[1:0], SignSelCtl[1:0])
{
    // Check if SNAN and report IE, see also Table 5-19
    IF (SRC1 = SNAN) THEN RETURN (QNaN(SRC1), set IE);
    IF (SRC2 = SNAN) THEN RETURN (QNaN(SRC2), set IE);

    Src1.exp ← SRC1[62:52];
    Src1.fraction ← SRC1[51:0];
    IF ((Src1.exp = 0 ) and (Src1.fraction != 0)) THEN// Src1 is a denormal number
        IF DAZ THEN Src1.fraction ← 0;
        ELSE IF (SRC2 <> QNaN) Set DE; Fl;
    FI;

    Src2.exp ← SRC2[62:52];
    Src2.fraction ← SRC2[51:0];
IF ((Src2.exp = 0) and (Src2.fraction != 0)) THEN // Src2 is a denormal number
    IF DAZ THEN Src2.fraction ← 0;
    ELSE IF (SRC1 <> QNAN) Set DE; FI;
FI;

IF (SRC2 = QNAN) THEN [TMP[63:0] ← SRC1[63:0]]
ELSE IF (SRC1 = QNAN) THEN [TMP[63:0] ← SRC2[63:0]]
ELSE IF (Both SRC1, SRC2 are magnitude-0 and opposite-signed) TMP[63:0] ← from Table 5-20
ELSE IF (Both SRC1, SRC2 are magnitude-equal and opposite-signed and CmpOpCtl[1:0] > 01) TMP[63:0] ← from Table 5-21
ELSE
    Case(CmpOpCtl[1:0])
    00: TMP[63:0] ← (SRC1[63:0] ≤ SRC2[63:0]) ? SRC1[63:0] : SRC2[63:0];
    01: TMP[63:0] ← (SRC1[63:0] ≤ SRC2[63:0]) ? SRC2[63:0] : SRC1[63:0];
    10: TMP[63:0] ← (ABS(SRC1[63:0]) ≤ ABS(SRC2[63:0])) ? SRC1[63:0] : SRC2[63:0];
    11: TMP[63:0] ← (ABS(SRC1[63:0]) ≤ ABS(SRC2[63:0])) ? SRC2[63:0] : SRC1[63:0];
ESAC;
FI;

Case(SignSelCtl[1:0])
00: dest ← (SRC1[63] << 63) OR (TMP[62:0]) // Preserve Src1 sign bit
01: dest ← TMP[63:0] // Preserve sign of compare result
10: dest ← (0 << 63) OR (TMP[62:0]) // Zero out sign bit
11: dest ← (1 << 63) OR (TMP[62:0]) // Set the sign bit
ESAC;
RETURN dest[63:0];
}

CmpOpCtl[1:0] = imm8[1:0];
SignSelCtl[1:0] = imm8[3:2];

VRANGEPD (EVEX encoded versions)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC2 *is memory*)
            THEN DEST[i+63:i] ← RangeDP (SRC1[i+63:i], SRC2[63:0], CmpOpCtl[1:0], SignSelCtl[1:0]);
        ELSE DEST[i+63:i] ← RangeDP (SRC1[i+63:i], SRC2[i+63:i], DAZ, CmpOpCtl[1:0], SignSelCtl[1:0]);
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] = 0
        FI;
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

The following example describes a common usage of this instruction for checking that the input operand is bounded between ±1023.

VRANGEPD zmm_dst, zmm_src, zmm_1023, 02h;
Where:
- zmm_dst is the destination operand.
- zmm_src is the input operand to compare against ±1023 (this is SRC1).
- zmm_1023 is the reference operand, contains the value of 1023 (and this is SRC2).
- IMM=02(imm8[1:0]='10) selects the Min Absolute value operation with selection of SRC1.sign.

In case \(|zmm\_src| < 1023\) (i.e. SRC1 is smaller than 1023 in magnitude), then its value will be written into zmm_dst. Otherwise, the value stored in zmm_dst will get the value of 1023 (received on zmm_1023, which is SRC2).

However, the sign control \((imm8[3:2]='00)\) instructs to select the sign of SRC1 received from zmm_src. So, even in the case of \(|zmm\_src| \geq 1023\), the selected sign of SRC1 is kept.

Thus, if zmm_src < -1023, the result of VRANGEPD will be the minimal value of -1023 while if zmm_src > +1023, the result of VRANGE will be the maximal value of +1023.

**Intel C/C++ Compiler Intrinsic Equivalent**

VRANGEPD __m512d _mm512_range_pd ( __m512d a, __m512d b, int imm);
VRANGEPD __m512d _mm512_range_round_pd ( __m512d a, __m512d b, int imm, int sae);
VRANGEPD __m512d _mm512_mask_range_pd (__m512 ds, __mmask8 k, __m512d a, __m512d b, int imm);
VRANGEPD __m512d _mm512_mask_range_round_pd (__m512d s, __mmask8 k, __m512d a, __m512d b, int imm, int sae);
VRANGEPD __m512d _mm512_maskz_range_pd ( __mmask8 k, __m512d a, __m512d b, int imm);
VRANGEPD __m512d _mm512_maskz_range_round_pd ( __mmask8 k, __m512d a, __m512d b, int imm, int sae);
VRANGEPD __m256d _mm256_range_pd ( __m256d a, __m256d b, int imm);
VRANGEPD __m256d _mm256_mask_range_pd ( __m256d s, __mmask8 k, __m256d a, __m256d b, int imm);
VRANGEPD __m256d _mm256_maskz_range_pd ( __mmask8 k, __m256d a, __m256d b, int imm);
VRANGEPD __m128d _mm_range_pd ( __m128 a, __m128d b, int imm);
VRANGEPD __m128d _mm_mask_range_pd ( __m128 s, __mmask8 k, __m128d a, __m128d b, int imm);
VRANGEPD __m128d _mm_maskz_range_pd ( __mmask8 k, __m128d a, __m128d b, int imm);

**SIMD Floating-Point Exceptions**

Invalid, Denormal

**Other Exceptions**

See Exceptions Type E2.
VRANGEPS—Range Restriction Calculation For Packed Pairs of Float32 Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 50 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Calculate four RANGE operation output value from 4 pairs of single-precision floating-point values in xmm2 and xmm3/m128/m32bcst, store the results to xmm1 under the writemask k1. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 50 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Calculate eight RANGE operation output value from 8 pairs of single-precision floating-point values in ymm2 and ymm3/m256/m32bcst, store the results to ymm1 under the writemask k1. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 50 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Calculate 16 RANGE operation output value from 16 pairs of single-precision floating-point values in zmm2 and zmm3/m512/m32bcst, store the results to zmm1 under the writemask k1. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description

This instruction calculates 4/8/16 range operation outputs from two sets of packed input single-precision FP values in the first source operand (the second operand) and the second source operand (the third operand). The range outputs are written to the destination operand (the first operand) under the writemask k1.

Bits7:4 of imm8 byte must be zero. The range operation output is performed in two parts, each configured by a two-bit control field within imm8[3:0]:

- Imm8[1:0] specifies the initial comparison operation to be one of max, min, max absolute value or min absolute value of the input value pair. Each comparison of two input values produces an intermediate result that combines with the sign selection control (Imm8[3:2]) to determine the final range operation output.
- Imm8[3:2] specifies the sign of the range operation output to be one of the following: from the first input value, from the comparison result, set or clear.

The encodings of Imm8[1:0] and Imm8[3:2] are shown in Figure 5-40.

When one or more of the input value is a NAN, the comparison operation may signal invalid exception (IE). Details with one of more input value is NAN is listed in Table 5-19. If the comparison raises an IE, the sign select control (Imm8[3:2]) has no effect to the range operation output, this is indicated also in Table 5-19.

When both input values are zeros of opposite signs, the comparison operation of MIN/MAX in the range compare operation is slightly different from the conceptually similar FP MIN/MAX operation that are found in the instructions VMAXPD/VMINPD. The details of MIN/MAX/MIN_ABS/MAX_ABS operation for VRANGEPD/PS/SD/SS for magnitude-0, opposite-signed input cases are listed in Table 5-20.

Additionally, non-zero, equal-magnitude with opposite-sign input values perform MIN_ABS or MAX_ABS comparison operation with result listed in Table 5-21.

Operation

RangeSP(SRC1[31:0], SRC2[31:0], CmpOpCtl[1:0], SignSelCtl[1:0])

```c
// Check if SNAN and report IE, see also Table 5-19
if (SRC1=SNAN) THEN RETURN (QNAN(SRC1), set IE);
if (SRC2=SNAN) THEN RETURN (QNAN(SRC2), set IE);
```
INSTRUCTION SET REFERENCE, A-Z

Src1.exp ← SRC1[30:23];
Src1.fraction ← SRC1[22:0];
IF ((Src1.exp = 0) and (Src1.fraction != 0)) THEN // Src1 is a denormal number
    IF DAZ THEN Src1.fraction ← 0;
    ELSE IF (SRC2 <> QNAN) Set DE; FI;
FI;
Src2.exp ← SRC2[30:23];
Src2.fraction ← SRC2[22:0];
IF ((Src2.exp = 0) and (Src2.fraction != 0)) THEN // Src2 is a denormal number
    IF DAZ THEN Src2.fraction ← 0;
    ELSE IF (SRC1 <> QNAN) Set DE; FI;
FI;
IF (SRC2 = QNAN) THEN {TMP[31:0] ← SRC1[31:0]}
ELSE IF (SRC1 = QNAN) THEN {TMP[31:0] ← SRC2[31:0]}
ELSE IF (Both SRC1, SRC2 are magnitude-0 and opposite-signed) TMP[31:0] ← from Table 5-20
ELSE IF (Both SRC1, SRC2 are magnitude-equal and opposite-signed and CmpOpCtl[1:0] > 01) TMP[31:0] ← from Table 5-21
ELSE
    Case(CmpOpCtl[1:0])
    00: TMP[31:0] ← (SRC1[31:0] ≤ SRC2[31:0]) ? SRC1[31:0] : SRC2[31:0];
    01: TMP[31:0] ← (SRC1[31:0] ≤ SRC2[31:0]) ? SRC2[31:0] : SRC1[31:0];
    10: TMP[31:0] ← (ABS(SRC1[31:0]) ≤ ABS(SRC2[31:0])) ? SRC1[31:0] : SRC2[31:0];
    11: TMP[31:0] ← (ABS(SRC1[31:0]) ≤ ABS(SRC2[31:0])) ? SRC2[31:0] : SRC1[31:0];
    ESAC;
FI;
Case(SignSelCtl[1:0])
00: dest ← (SRC1[31] << 31) OR (TMP[30:0]); // Preserve Src1 sign bit
01: dest ← TMP[31:0]; // Preserve sign of compare result
10: dest ← (0 << 31) OR (TMP[30:0]); // Zero out sign bit
11: dest ← (1 << 31) OR (TMP[30:0]); // Set the sign bit
ESAC;
RETURN dest[31:0];

CmpOpCtl[1:0] = imm8[1:0];
SignSelCtl[1:0] = imm8[3:2];

VRANGEPS
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b == 1) AND (SRC2 *is memory*)
            THEN DEST[i+31:i] ← RangeSP (SRC1[i+31:i], SRC2[31:0], CmpOpCtl[1:0], SignSelCtl[1:0]);
            ELSE DEST[i+31:i] ← RangeSP (SRC1[i+31:i], SRC2[i+31:i], DAZ, CmpOpCtl[1:0], SignSelCtl[1:0]);
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
            ELSE ; zeroing-masking
                DEST[i+31:i] = 0
        FI;
    FI;

The following example describes a common usage of this instruction for checking that the input operand is bounded between ±150.

VRANGEPS zmm_dst, zmm_src, zmm_150, 02h;

Where:
- zmm_dst is the destination operand.
- zmm_src is the input operand to compare against ±150.
- zmm_150 is the reference operand, contains the value of 150.
- IMM=02(imm8[1:0] = ‘10) selects the Min Absolute value operation with selection of src1.sign.

In case |zmm_src| < 150, then its value will be written into zmm_dst. Otherwise, the value stored in zmm_dst will get the value of 150 (received on zmm_150).

However, the sign control (imm8[3:2] = ‘00) instructs to select the sign of SRC1 received from zmm_src. So, even in the case of |zmm_src| ≥ 150, the selected sign of SRC1 is kept.

Thus, if zmm_src < -150, the result of VRANGEPS will be the minimal value of -150 while if zmm_src > +150, the result of VRANGE will be the maximal value of +150.

**Intel C/C++ Compiler Intrinsic Equivalent**

VRANGEPS __m512 _mm512_range_ps (__m512 a, __m512 b, int imm);
VRANGEPS __m512 _mm512_range_round_ps (__m512 a, __m512 b, int imm, int sae);
VRANGEPS __m512 __mm512_mask_range_ps (__m512 s, __mmask16 k, __m512 a, __m512 b, int imm);
VRANGEPS __m512 __mm512_mask_range_round_ps (__m512 s, __mmask16 k, __m512 a, __m512 b, int imm, int sae);
VRANGEPS __m512 __mm512_maskz_range_ps (__mmask16 k, __m512 a, __m512 b, int imm);
VRANGEPS __m512 __mm512_maskz_range_round_ps (__mmask16 k, __m512 a, __m512 b, int imm, int sae);
VRANGEPS __m256 _mm256_range_ps (__m256 a, __m256 b, int imm);
VRANGEPS __m256 _mm256_mask_range_ps (__m256 s, __mmask8 k, __m256 a, __m256 b, int imm);
VRANGEPS __m256 _mm256_mask_range_round_ps (__mmask8 k, __m256 a, __m256 b, int imm);
VRANGEPS __m128 _mm_range_ps (__m128 a, __m128 b, int imm);
VRANGEPS __m128 _mm_mask_range_ps (__m128 s, __mmask8 k, __m128 a, __m128 b, int imm);
VRANGEPS __m128 _mm_maskz_range_ps (__mmask8 k, __m128 a, __m128 b, int imm);

**SIMD Floating-Point Exceptions**

Invalid, Denormal

**Other Exceptions**

See Exceptions Type E2.
VRANGESD—Range Restriction Calculation From a pair of Scalar Float64 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W1 51 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Calculate a RANGE operation output value from 2 double-precision floating-point values in xmm2 and xmm3/m64, store the output to xmm1 under writemask. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

### Description

This instruction calculates a range operation output from two input double-precision FP values in the low qword element of the first source operand (the second operand) and second source operand (the third operand). The range output is written to the low qword element of the destination operand (the first operand) under the writemask k1.

Bits 7:4 of imm8 byte must be zero. The range operation output is performed in two parts, each configured by a two-bit control field within imm8[3:0]:

- Imm8[1:0] specifies the initial comparison operation to be one of max, min, max absolute value or min absolute value of the input value pair. Each comparison of two input values produces an intermediate result that combines with the sign selection control (Imm8[3:2]) to determine the final range operation output.

- Imm8[3:2] specifies the sign of the range operation output to be one of the following: from the first input value, from the comparison result, set or clear.

The encodings of Imm8[1:0] and Imm8[3:2] are shown in Figure 5-40.

Bits 128:63 of the destination operand are copied from the respective element of the first source operand.

When one or more of the input value is a NAN, the comparison operation may signal invalid exception (IE). Details with one of more input value is NAN is listed in Table 5-19. If the comparison raises an IE, the sign select control (Imm8[3:2]) has no effect to the range operation output, this is indicated also in Table 5-19.

When both input values are zeros of opposite signs, the comparison operation of MIN/MAX in the range compare operation is slightly different from the conceptually similar FP MIN/MAX operation that are found in the instructions VMAXPD/VMINPD. The details of MIN/MAX/MIN_ABS/MAX_ABS operation for VRANGEPD/PS/SD/SS for magnitude-0, opposite-signed input cases are listed in Table 5-20.

Additionally, non-zero, equal-magnitude with opposite-sign input values perform MIN_ABS or MAX_ABS comparison operation with result listed in Table 5-21.

### Operation

RangeDP(SRC1[63:0], SRC2[63:0], CmpOpCtl[1:0], SignSelCtl[1:0])

```c
// Check if SNAN and report IE, see also Table 5-19
IF (SRC1 = SNAN) THEN RETURN (QNAN(SRC1), set IE);
IF (SRC2 = SNAN) THEN RETURN (QNAN(SRC2), set IE);

Src1.exp ← SRC1[62:52];
Src1.fraction ← SRC1[51:0];
IF ((Src1.exp = 0) and (Src1.fraction != 0)) THEN // Src1 is a denormal number
  IF DAZ THEN Src1.fraction ← 0;
  ELSE IF (SRC2 <> QNAN) Set DE; FI;
FI;
```
Src2.exp ← SRC2[62:52];
Src2.fraction ← SRC2[51:0];
IF ((Src2.exp = 0) and (Src2.fraction != 0)) THEN// Src2 is a denormal number
  IF DAZ THEN Src2.fraction ← 0;
  ELSE IF (SRC1 <> QNAN) Set DE; FI;
FI;

IF (SRC2 = QNAN) THEN TMP[63:0] ← SRC1[63:0]
ELSE IF (SRC1 = QNAN) THEN TMP[63:0] ← SRC2[63:0]
ELSE IF (Both SRC1, SRC2 are magnitude-0 and opposite-signed) TMP[63:0] ← from Table 5-20
ELSE IF (Both SRC1, SRC2 are magnitude-equal and opposite-signed and CmpOpCtl[1:0] > 01) TMP[63:0] ← from Table 5-21
ELSE
  Case(CmpOpCtl[1:0])
  00: TMP[63:0] ← (SRC1[63:0] ≤ SRC2[63:0]) ? SRC1[63:0] : SRC2[63:0];
  01: TMP[63:0] ← (SRC1[63:0] ≤ SRC2[63:0]) ? SRC2[63:0] : SRC1[63:0];
  10: TMP[63:0] ← (ABS(SRC1[63:0]) ≤ ABS(SRC2[63:0])) ? SRC1[63:0] : SRC2[63:0];
  11: TMP[63:0] ← (ABS(SRC1[63:0]) ≤ ABS(SRC2[63:0])) ? SRC2[63:0] : SRC1[63:0];
ESAC;
FI;

Case(SignSelCtl[1:0])
00: dest ← (SRC1[63] << 63) OR (TMP[62:0]) // Preserve Src1 sign bit
01: dest ← TMP[63:0] // Preserve sign of compare result
10: dest ← (0 << 63) OR (TMP[62:0]) // Zero out sign bit
11: dest ← (1 << 63) OR (TMP[62:0]) // Set the sign bit
ESAC;
RETURN dest[63:0];
}

CmpOpCtl[1:0]= imm8[1:0];
SignSelCtl[1:0]=imm8[3:2];

VRANGESD
IF k1[0] OR *no writemask*
  THEN DEST[63:0] ← RangeDP (SRC1[63:0], SRC2[63:0], CmpOpCtl[1:0], SignSelCtl[1:0]);
ELSE
  IF *merging-maskings* ; merging-maskings
    THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-maskings
      DEST[63:0] = 0
  FI;
FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

The following example describes a common usage of this instruction for checking that the input operand is bounded between ±1023.

VRANGESD xmm_dst, xmm_src, xmm_1023, 02h;

Where:
xmm_dst is the destination operand.
xmm_src is the input operand to compare against ±1023.
xmm_1023 is the reference operand, contains the value of 1023.
IMM=02(imm8[1:0]=’10) selects the Min Absolute value operation with selection of src1.sign.

In case |xmm_src| < 1023, then its value will be written into xmm_dst. Otherwise, the value stored in xmm_dst will get the value of 1023 (received on xmm_1023).
However, the sign control (imm8[3:2]=’00) instructs to select the sign of SRC1 received from xmm_src. So, even in the case of |xmm_src| ≥ 1023, the selected sign of SRC1 is kept.
Thus, if xmm_src < -1023, the result of VRANGEPD will be the minimal value of -1023 while if xmm_src > +1023, the result of VRANGE will be the maximal value of +1023.

Intel C/C++ Compiler Intrinsic Equivalent
VRANGESD __m128d _mm_range_sd (__m128d a, __m128d b, int imm);
VRANGESD __m128d _mm_range_round_sd (__m128d a, __m128d b, int imm, int sae);
VRANGESD __m128d __mm_mask_range_sd (__m128d s, __mmask8 k, __m128d a, __m128d b, int imm);
VRANGESD __m128d __mm_mask_range_round_sd (__m128d s, __mmask8 k, __m128d a, __m128d b, int imm, int sae);
VRANGESD __m128d __mm_maskz_range_sd (__mmask8 k, __m128d a, __m128d b, int imm);
VRANGESD __m128d __mm_maskz_range_round_sd (__mmask8 k, __m128d a, __m128d b, int imm, int sae);

SIMD Floating-Point Exceptions
Invalid, Denormal

Other Exceptions
See Exceptions Type E3.
VRANGESS—Range Restriction Calculation From a Pair of Scalar Float32 Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W0 51 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Calculate a RANGE operation output value from 2 single-precision floating-point values in xmm2 and xmm3/m32, store the output to xmm1 under writemask. Imm8 specifies the comparison and sign of the range operation.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction calculates a range operation output from two input single-precision FP values in the low dword element of the first source operand (the second operand) and second source operand (the third operand). The range output is written to the low dword element of the destination operand (the first operand) under the writemask k1.

Bits 7:4 of imm8 byte must be zero. The range operation output is performed in two parts, each configured by a two-bit control field within imm8[3:0]:

- Imm8[1:0] specifies the initial comparison operation to be one of max, min, max absolute value or min absolute value of the input value pair. Each comparison of two input values produces an intermediate result that combines with the sign selection control (Imm8[3:2]) to determine the final range operation output.
- Imm8[3:2] specifies the sign of the range operation output to be one of the following: from the first input value, from the comparison result, set or clear.

The encodings of Imm8[1:0] and Imm8[3:2] are shown in Figure 5-40.

Bits 128:31 of the destination operand are copied from the respective elements of the first source operand.

When one or more of the input value is a NAN, the comparison operation may signal invalid exception (IE). Details with one of more input value is NAN is listed in Table 5-19. If the comparison raises an IE, the sign select control (Imm8[3:2]) has no effect to the range operation output, this is indicated also in Table 5-19.

When both input values are zeros of opposite signs, the comparison operation of MIN/MAX in the range compare operation is slightly different from the conceptually similar FP MIN/MAX operation that are found in the instructions VMAXPD/VMINPD. The details of MIN/MAX/MIN_ABS/MAX_ABS operation for VRANGEPD/PS/SD/SS for magnitude-0, opposite-signed input cases are listed in Table 5-20.

Additionally, non-zero, equal-magnitude with opposite-sign input values perform MIN_ABS or MAX_ABS comparison operation with result listed in Table 5-21.

**Operation**

```
RangeSP(SRC1[31:0], SRC2[31:0], CmpOpCtl[1:0], SignSelCtl[1:0])
{
    // Check if SNAN and report IE, see also Table 5-19
    IF (SRC1=SNAN) THEN RETURN (QNAN(SRC1), set IE);
    IF (SRC2=SNAN) THEN RETURN (QNAN(SRC2), set IE);

    Src1.exp ← SRC1[30:23];
    Src1.fraction ← SRC1[22:0];
    IF ((Src1.exp = 0) and (Src1.fraction != 0)) THEN // Src1 is a denormal number
        IF DAZ THEN Src1.fraction ← 0;
        ELSE IF (SRC2 <= QNAN) Set DE; FI;
    FI;
    Src2.exp ← SRC2[30:23];
```
Src2.fraction ← SRC2[22:0];
IF ((Src2.exp = 0 ) and (Src2.fraction != 0 )) THEN// Src2 is a denormal number
   IF DAZ THEN Src2.fraction ← 0;
   ELSE IF (SRC1 <> QNAN) Set DE; Fl;
FI;
IF (SRC2 = QNAN) THEN [TMP[31:0] ← SRC1[31:0]]
ELSE IF (SRC1 = QNAN) THEN [TMP[31:0] ← SRC2[31:0]]
ELSE IF (Both SRC1, SRC2 are magnitude-0 and opposite-signed) TMP[31:0] ← from Table 5-20
ELSE IF (Both SRC1, SRC2 are magnitude-equal and opposite-signed and CmpOpCtl[1:0] > 01) TMP[31:0] ← from Table 5-21
ELSE
   Case(CmpOpCtl[1:0])
   00: TMP[31:0] ← (SRC1[31:0] ≤ SRC2[31:0]) ? SRC1[31:0] : SRC2[31:0];
   01: TMP[31:0] ← (SRC1[31:0] ≤ SRC2[31:0]) ? SRC2[31:0] : SRC1[31:0];
   10: TMP[31:0] ← (ABS(SRC1[31:0]) ≤ ABS(SRC2[31:0])) ? SRC1[31:0] : SRC2[31:0];
   11: TMP[31:0] ← (ABS(SRC1[31:0]) ≤ ABS(SRC2[31:0])) ? SRC2[31:0] : SRC1[31:0];
ESAC;
FI;
Case(SignSelCtl[1:0])
00: dest ← (SRC1[31] << 31) OR (TMP[30:0]);// Preserve Src1 sign bit
01: dest ← TMP[31:0];// Preserve sign of compare result
10: dest ← (0 << 31) OR (TMP[30:0]);// Zero out sign bit
11: dest ← (1 << 31) OR (TMP[30:0]);// Set the sign bit
ESAC;
RETURN dest[31:0];
}

CmpOpCtl[1:0]= imm8[1:0];
SignSelCtl[1:0]=imm8[3:2];

VRANGESS
IF k1[0] OR *no writemask*
   THEN DEST[31:0] ← RangeSP (SRC1[31:0], SRC2[31:0], CmpOpCtl[1:0], SignSelCtl[1:0]);
ELSE
   IF *merging-masking* ; merging-masking
      THEN *DEST[31:0] remains unchanged*
   ELSE ; zeroing-masking
      DEST[31:0] = 0
FI;
FI;
DEST[MAX_VL-1:128] ← 0

The following example describes a common usage of this instruction for checking that the input operand is bounded between ±150.

VRANGESS zmm_dst, zmm_src, zmm_150, 02h;

Where:
xmm_dst is the destination operand.
xmm_src is the input operand to compare against ±150.
nmm_150 is the reference operand, contains the value of 150.
IMM=02(imm8[1:0] = ‘10) selects the Min Absolute value operation with selection of src1.sign.
In case $|\text{xmm\_src}| < 150$, then its value will be written into $\text{zmm\_dst}$. Otherwise, the value stored in $\text{xmm\_dst}$ will get the value of 150 (received on $\text{zmm\_150}$).

However, the sign control ($\text{imm8}[3:2] = '00$) instructs to select the sign of SRC1 received from $\text{xmm\_src}$. So, even in the case of $|\text{xmm\_src}| \geq 150$, the selected sign of SRC1 is kept.

Thus, if $\text{xmm\_src} < -150$, the result of VRANGESS will be the minimal value of -150 while if $\text{xmm\_src} > +150$, the result of VRANGE will be the maximal value of +150.

**Intel C/C++ Compiler Intrinsic Equivalent**

$$\text{VRANGESS } \_\text{mm\_range\_ss } (\_\text{m128 } a, \_\text{m128 } b, \text{int imm});$$
$$\text{VRANGESS } \_\text{mm\_range\_round\_ss } (\_\text{m128 } a, \_\text{m128 } b, \text{int imm, int sae});$$
$$\text{VRANGESS } \_\text{mm\_mask\_range\_ss } (\_\text{mmask8 } k, \_\text{m128 } a, \_\text{m128 } b, \text{int imm});$$
$$\text{VRANGESS } \_\text{mm\_mask\_range\_round\_ss } (\_\text{mmask8 } k, \_\text{m128 } a, \_\text{m128 } b, \text{int imm, int sae});$$
$$\text{VRANGESS } \_\text{mm\_maskz\_range\_ss } (\_\text{mmask8 } k, \_\text{m128 } a, \_\text{m128 } b, \text{int imm});$$
$$\text{VRANGESS } \_\text{mm\_maskz\_range\_round\_ss } (\_\text{mmask8 } k, \_\text{m128 } a, \_\text{m128 } b, \text{int imm, int sae});$$

**SIMD Floating-Point Exceptions**

Invalid, Denormal

**Other Exceptions**

See Exceptions Type E3.
**VRCP14PD—Compute Approximate Reciprocals of Packed Float64 Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W1 4C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes the approximate reciprocals of the packed double-precision floating-point values in xmm2/m128/m64bcst and stores the results in xmm1. Under writemask.</td>
</tr>
<tr>
<td>VRCP14PD xmm1 [k1]{z}, xmm2/m128/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 4C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes the approximate reciprocals of the packed double-precision floating-point values in ymm2/m256/m64bcst and stores the results in ymm1. Under writemask.</td>
</tr>
<tr>
<td>VRCP14PD ymm1 [k1]{z}, ymm2/m256/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 4C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocals of the packed double-precision floating-point values in zmm2/m512/m64bcst and stores the results in zmm1. Under writemask.</td>
</tr>
<tr>
<td>VRCP14PD zmm1 [k1]{z}, zmm2/m512/m64bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction performs a SIMD computation of the approximate reciprocals of eight/four/two packed double-precision floating-point values in the source operand (the second operand) and stores the packed double-precision floating-point results in the destination operand. The maximum relative error for this approximation is less than 2^{-14}.

The source operand can be a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register conditionally updated according to the writemask.

The VRCP14PD instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an \( \infty \) with the sign of the source value is returned. A denormal source value will be treated as zero only in case of DAZ bit set in MXCSR. Otherwise it is treated correctly (i.e. not as a 0.0). Underflow results are flushed to zero only in case of FTZ bit set in MXCSR. Otherwise it will be treated correctly (i.e. correct underflow result is written) with the sign of the operand. When a source value is a SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

Table 5-22. VRCP14PD/VRCP14SD Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 ≤ X ≤ 2^{-1024}</td>
<td>INF</td>
<td>Very small denormal</td>
</tr>
<tr>
<td>-2^{-1024} ≤ X ≤ -0</td>
<td>-INF</td>
<td>Very small denormal</td>
</tr>
<tr>
<td>X &gt; 2^{1022}</td>
<td>Underflow</td>
<td>Up to 18 bits of fractions are returned*</td>
</tr>
<tr>
<td>X &lt; -2^{1022}</td>
<td>-Underflow</td>
<td>Up to 18 bits of fractions are returned*</td>
</tr>
<tr>
<td>X = 2^n</td>
<td>2^n</td>
<td></td>
</tr>
<tr>
<td>X = -2^n</td>
<td>-2^n</td>
<td></td>
</tr>
</tbody>
</table>

* in this case the mantissa is shifted right by one or two bits
**Operation**

**VRCP14PD ((EVEX encoded versions))**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC *is memory*)
            THEN DEST[i+63:i] ← APPROXIMATE(1.0/SRC[63:0]);
        ELSE DEST[i+63:i] ← APPROXIMATE(1.0/SRC[i+63:i]);
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+63:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+63:i] ← 0
        FI;
    FI;
ENDDFOR;
DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP14PD __m512d _mm512_rcp14_pd( __m512d a);
VRCP14PD __m512d _mm512_mask_rcp14_pd(__m512d s, __mmask8 k, __m512d a);
VRCP14PD __m512d _mm512_maskz_rcp14_pd(__mmask8 k, __m512d a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4.
VRCP14SD—Compute Approximate Reciprocal of Scalar Float64 Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W1 4D / r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocal of the scalar double-precision floating-point value in xmm3/m64 and stores the result in xmm1 using writemask k1. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction performs a SIMD computation of the approximate reciprocal of the low double-precision floating-point value in the second source operand (the third operand) stores the result in the low quadword element of the destination operand (the first operand) according to the writemask k1. Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand (the second operand). The maximum relative error for this approximation is less than $2^{-14}$. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register.

The VRCP14SD instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an $\infty$ with the sign of the source value is returned. A denormal source value will be treated as zero only in case of DAZ bit set in MXCSR. Otherwise it is treated correctly (i.e. not as a 0.0). Underflow results are flushed to zero only in case of FTZ bit set in MXCSR. Otherwise it will be treated correctly (i.e. correct underflow result is written) with the sign of the operand. When a source value is a SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned. See Table 5-22 for special-case input values.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

**Operation**

**VRCP14SD (EVEX version)**

IF k1[0] OR *no writemask*

THEN DEST[63:0] $\leftarrow$ APPROXIMATE(1.0/SRC2[63:0]);

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[63:0] remains unchanged*;

ELSE ; zeroing-masking

DEST[63:0] $\leftarrow$ 0;

FI;

DEST[127:64] $\leftarrow$ SRC1[127:64]

DEST[MAX_VL-1:128] $\leftarrow$ 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP14SD _m128d _mm_rcp14_sd(_m128d a, _m128d b);

VRCP14SD _m128d _mm_mask_rcp14_sd(_m128d s, _mmask8 k, _m128d a, _m128d b);

VRCP14SD _m128d _mm_maskz_rcp14_sd(_mmask8 k, _m128d a, _m128d b);

**SIMD Floating-Point Exceptions**

None
Other Exceptions

See Exceptions Type E5.
VRCP14PS—Compute Approximate Reciprocals of Packed Float32 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 4C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Computes the approximate reciprocals of the packed single-precision floating-point values in xmm2/m128/m32bcst and stores the results in xmm1. Under writemask.</td>
</tr>
<tr>
<td>VRCP14PS xmm1 [k1][z], xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 4C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL, AVX512F</td>
<td>Computes the approximate reciprocals of the packed single-precision floating-point values in ymm2/m256/m32bcst and stores the results in ymm1. Under writemask.</td>
</tr>
<tr>
<td>VRCP14PS ymm1 [k1][z], ymm2/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 4C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocals of the packed single-precision floating-point values in zmm2/m512/m32bcst and stores the results in zmm1. Under writemask.</td>
</tr>
<tr>
<td>VRCP14PS zmm1 [k1][z], zmm2/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction performs a SIMD computation of the approximate reciprocals of the packed single-precision floating-point values in the source operand (the second operand) and stores the packed single-precision floating-point results in the destination operand (the first operand). The maximum relative error for this approximation is less than $2^{-14}$.

The source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register conditionally updated according to the writemask.

The VRCP14PS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an $\infty$ with the sign of the source value is returned. A denormal source value will be treated as zero only in case of DAZ bit set in MXCSR. Otherwise it is treated correctly (i.e. not as a 0.0). Underflow results are flushed to zero only in case of FTZ bit set in MXCSR. Otherwise it will be treated correctly (i.e. correct underflow result is written) with the sign of the operand. When a source value is a SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

**Table 5-23. VRCP14PS/VRCP14SS Special Cases**

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>$0 \leq X \leq 2^{-128}$</td>
<td>INF</td>
<td>Very small denormal</td>
</tr>
<tr>
<td>$-2^{128} \leq X \leq 0$</td>
<td>-INF</td>
<td>Very small denormal</td>
</tr>
<tr>
<td>$X &gt; 2^{126}$</td>
<td>Underflow</td>
<td>Up to 18 bits of fractions are returned*</td>
</tr>
<tr>
<td>$X &lt; -2^{128}$</td>
<td>-Underflow</td>
<td>Up to 18 bits of fractions are returned*</td>
</tr>
<tr>
<td>$X = 2^n$</td>
<td>$2^n$</td>
<td></td>
</tr>
<tr>
<td>$X = -2^n$</td>
<td>$-2^n$</td>
<td></td>
</tr>
</tbody>
</table>

* in this case the mantissa is shifted right by one or two bits
**Operation**

**VRCP14PS (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC *is memory*)
            THEN DEST[i+31:i] ← APPROXIMATE(1.0/SRC[31:0]);
        ELSE DEST[i+31:i] ← APPROXIMATE(1.0/SRC[i+31:i]);
        FI;
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[i+31:i] remains unchanged*
        ELSE ; zeroing-masking
            DEST[i+31:i] ← 0
        FI;
    FI;
ENDFOR;

DEST[MAX_VL-1:VL] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP14PS __m512 _mm512_rcp14_ps( __m512 a);
VRCP14PS __m512 _mm512_mask_rcp14_ps(__m512 s, __mmask16 k, __m512 a);
VRCP14PS __m512 _mm512_maskz_rcp14_ps( __mmask16 k, __m512 a);
VRCP14PS __m256 _mm256_rcp14_ps( __m256 a);
VRCP14PS __m256 _mm256_mask_rcp14_ps(__m256 s, __mmask8 k, __m256 a);
VRCP14PS __m256 _mm256_maskz_rcp14_ps( __mmask8 k, __m256 a);
VRCP14PS __m128 _mm128_rcp14_ps( __m128 a);
VRCP14PS __m128 _mm128_mask_rcp14_ps(__m128 s, __mmask8 k, __m128 a);
VRCP14PS __m128 _mm128_maskz_rcp14_ps( __mmask8 k, __m128 a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type E4.
VRCP14SS—Compute Approximate Reciprocal of Scalar Float32 Value

### Instruction Set Reference, A-Z

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Oper/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W0 4D /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm3/m32 and stores the results in xmm1 using writemask k1. Also, upper double-precision floating-point value (bits[127:32]) from xmm2 is copied to xmm1[127:32].</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

This instruction performs a SIMD computation of the approximate reciprocal of the low single-precision floating-point value in the second source operand (the third operand) and stores the result in the low quadword element of the destination operand (the first operand) according to the writemask k1. Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand (the second operand). The maximum relative error for this approximation is less than 2⁻¹⁴. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register.

The VRCP14SS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an ∞ with the sign of the source value is returned. A denormal source value will be treated as zero only in case of DAZ bit set in MXCSR. Otherwise it is treated correctly (i.e. not as a 0.0). Underflow results are flushed to zero only in case of FTZ bit set in MXCSR. Otherwise it will be treated correctly (i.e. correct underflow result is written) with the sign of the operand. When a source value is a SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned. See Table 5-23 for special-case input values.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

### Operation

**VRCP14SS (EVEX version)**

IF k1[0] OR *no writemask*

THEN DEST[31:0] ← APPROXIMATE(1.0/SRC2[31:0]);

ELSE

IF *merging-masking*

THEN *DEST[31:0] remains unchanged*

ELSE

DEST[31:0] ← 0
Ft;


DEST[MAX_VL-1:128] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VRCP14SS __m128 _mm_rcp14_ss(__m128 a, __m128 b);

VRCP14SS __m128 _mm_mask_rcp14_ss(__m128 s, __mmask8 k, __m128 a, __m128 b);

VRCP14SS __m128 _mm_maskz_rcp14_ss(__mmask8 k, __m128 a, __m128 b);

### SIMD Floating-Point Exceptions

None
Other Exceptions

See Exceptions Type E5.
VREDUCEPD—Perform Reduction Transformation on Packed Float64 Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W1 56 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Perform reduction transformation on packed double-precision floating point values in xmm2/m128/m32bcst by subtracting a number of fraction bits specified by the imm8 field. Stores the result in xmm1 register under writemask k1.</td>
</tr>
<tr>
<td>VREDUCEPD xmm1 {k1}[z], xmm2/m128/m64bcst, imm8</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 56 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Perform reduction transformation on packed double-precision floating point values in ymm2/m256/m32bcst by subtracting a number of fraction bits specified by the imm8 field. Stores the result in ymm1 register under writemask k1.</td>
</tr>
<tr>
<td>VREDUCEPD ymm1 {k1}[z], ymm2/m256/m64bcst, imm8</td>
<td></td>
<td></td>
<td>AVX512DQ</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 56 / r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Perform reduction transformation on double-precision floating point values in zmm2/m512/m32bcst by subtracting a number of fraction bits specified by the imm8 field. Stores the result in zmm1 register under writemask k1.</td>
</tr>
<tr>
<td>VREDUCEPD zmm1 {k1}[z], zmm2/m512/m64bcst{sae}, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Perform reduction transformation of the packed binary encoded double-precision FP values in the source operand (the second operand) and store the reduced results in binary FP format to the destination operand (the first operand) under the writemask k1.

The reduction transformation subtracts the integer part and the leading M fractional bits from the binary FP source value, where M is an unsigned integer specified by imm8[7:4], see Figure 5-41. Specifically, the reduction transformation can be expressed as:

\[ \text{dest} = \text{src} - (\text{ROUND}(2^M \times \text{src})) \times 2^{-M} \]

where "Round()" treats "src", "2^M", and their product as binary FP numbers with normalized significand and biased exponents.

The magnitude of the reduced result can be expressed by considering src = 2^p \times \text{man2}, where 'man2' is the normalized significand and 'p' is the unbiased exponent.

Then if RC = RNE: 0 <= |Reduced Result| <= 2^{p-M-1}
Then if RC ≠ RNE: 0 <= |Reduced Result| < 2^{p-M}

This instruction might end up with a precision exception set. However, in case of SPE set (i.e. Suppress Precision Exception, which is imm8[3]=1), no precision exception is reported.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Figure 5-41. Imm8 Controls for VREDUCEPD/SD/PS/SS
Handling of special case of input values are listed in Table 5-24.

<table>
<thead>
<tr>
<th>[Src| \textless \text{2}^{-M-1} )</th>
<th>Round Mode</th>
<th>Returned value</th>
</tr>
</thead>
<tbody>
<tr>
<td>RNI, Src| &gt; 0</td>
<td>Round (Src| -2^{-M}) *</td>
<td></td>
</tr>
<tr>
<td>RNI, Src| \leq 0</td>
<td>Src|</td>
<td></td>
</tr>
<tr>
<td>RNI, Src| &lt; 0</td>
<td>Round (Src| +2^{-M}) *</td>
<td></td>
</tr>
<tr>
<td>Src| = \pm 0, or Dest| = \pm 0 (Src| != INF)</td>
<td>NOT RNI</td>
<td>+0.0</td>
</tr>
<tr>
<td>Src| = \pm INF</td>
<td>any</td>
<td>+0.0</td>
</tr>
<tr>
<td>Src| = \pm NAN</td>
<td>n/a</td>
<td>QNaN(Src|)</td>
</tr>
</tbody>
</table>

* Round control = (imm8.MS1)? MXCSR.RC: imm8.RC

**Operation**

ReduceArgumentDP(SRC[63:0], imm8[7:0])

```c
{ // Check for NaN
  IF (SRC[63:0] = NAN) THEN
    RETURN (Convert SRC[63:0] to QNaN); FI;
  M \leftarrow \text{imm8[7:4]}; // Number of fraction bits of the normalized significand to be subtracted
  RC \leftarrow \text{imm8[1:0]}; // Round Control for ROUND() operation
  RC source \leftarrow \text{imm[2]};
  SPE \leftarrow 0; // Suppress Precision Exception
  TMP[63:0] \leftarrow 2^M * \text{ROUND}(2^M * SRC[63:0], SPE, RC_source, RC)); // ROUND() treats SRC and 2^M as standard binary FP values
  TMP[63:0] \leftarrow SRC[63:0] - TMP[63:0]; // subtraction under the same RC,SPE controls
  RETURN TMP[63:0]; // binary encoded FP with biased exponent and normalized significand
}
```

**VREDEUCEPDL**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \(j \leftarrow 0 \text{ TO } KL-1\)

\(i \leftarrow j \times 64\)

IF \(k1[j]\) OR \(*\text{no writemask}\)* THEN

IF (EVEX.b == 1) AND (SRC *is memory*)

THEN DEST[i+63:i] \leftarrow \text{ReduceArgumentDP}(SRC[63:0], imm8[7:0]);
ELSE DEST[i+63:i] \leftarrow \text{ReduceArgumentDP}(SRC[i+63:i], imm8[7:0]);
FI;
ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*
ELSE ; zeroing-masking

DEST[i+63:i] = 0
FI;
FI;
ENDIF;
DEST[MAX_VL-1:VL] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent

VREDECPD __m512d __mm512_mask_reduce_pd(__m512d a, int imm, int sae)
VREDECPD __m512d __mm512_mask_reduce_pd(__m512d s, __mmask8 k, __m512d a, int imm, int sae)
VREDECPD __m512d __mm512_maskz_reduce_pd(__mmask8 k, __m512d a, int imm, int sae)
VREDECPD __m256d __mm256_mask_reduce_pd(__m256d a, int imm)
VREDECPD __m256d __mm256_mask_reduce_pd(__m256d s, __mmask8 k, __m256d a, int imm)
VREDECPD __m256d __mm256_maskz_reduce_pd(__mmask8 k, __m256d a, int imm)
VREDECPD __m128d __mm_mask_reduce_pd(__m128d a, int imm)
VREDECPD __m128d __mm_mask_reduce_pd(__m128d s, __mmask8 k, __m128d a, int imm)
VREDECPD __m128d __mm_maskz_reduce_pd(__mmask8 k, __m128d a, int imm)

SIMD Floating-Point Exceptions

Invalid, Precision

If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

Other Exceptions

See Exceptions Type E2, additionally

#UD If EVEX.vvvv != 1111B.
VREDUCESD—Perform a Reduction Transformation on a Scalar Float64 Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W1 57</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Perform a reduction transformation on a scalar double-precision floating point value in xmm3/m64 by subtracting a number of fraction bits specified by the imm8 field. Also, upper double precision floating-point value (bits[127:64]) from xmm2 are copied to xmm1[127:64]. Stores the result in xmm1 register.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Perform a reduction transformation of the binary encoded double-precision FP value in the low qword element of the second source operand (the third operand) and store the reduced result in binary FP format to the low qword element of the destination operand (the first operand) under the writemask k1. Bits 127:64 of the destination operand are copied from respective qword elements of the first source operand (the second operand).

The reduction transformation subtracts the integer part and the leading M fractional bits from the binary FP source value, where M is a unsigned integer specified by imm8[7:4], see Figure 5-41. Specifically, the reduction transformation can be expressed as:

\[ \text{dest} = \text{src} - (\text{ROUND}(2^M \text{src})) \times 2^{-M}; \]

where "Round()" treats "src", "2^M", and their product as binary FP numbers with normalized significand and biased exponents.

The magnitude of the reduced result can be expressed by considering src= 2^p*man2, where 'man2' is the normalized significand and 'p' is the unbiased exponent.

Then if RC = RNE: 0<=|Reduced Result|<=2^p-M-1
Then if RC ≠ RNE: 0<=|Reduced Result|<2^p-M

This instruction might end up with a precision exception set. However, in case of SPE set (i.e. Suppress Precision Exception, which is imm8[3]=1), no precision exception is reported.

The operation is write masked.

Handling of special case of input values are listed in Table 5-24.

Operation

ReduceArgumentDP(SRC[63:0], imm8[7:0])
{
   // Check for NaN
   IF (SRC[63:0] = NAN) THEN
      RETURN (Convert SRC[63:0] to QNaN); FI;
   M ← imm8[7:4]; // Number of fraction bits of the normalized significand to be subtracted
   RC ← imm8[1:0]; // Round Control for ROUND() operation
   RC source ← imm[2];
   SPE ← 0; // Suppress Precision Exception
   TMP[63:0] ← 2^M * (ROUND(2^M * SRC[63:0]; SPE, RC_source, RC)); // ROUND() treats SRC and 2^M as standard binary FP values
   TMP[63:0] ← SRC[63:0] - TMP[63:0]; // subtraction under the same RC,SPE controls
   RETURN TMP[63:0]; // binary encoded FP with biased exponent and normalized significand
}
VREDUCESD
IF k1[0] or *no writemask*
    THEN       DEST[63:0] ← ReduceArgumentDP(SRC2[63:0], imm8[7:0])
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
        THEN DEST[63:0] = 0
FI;
FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VREDUCESD __m128d _mm_mask_reduce_sd( __m128d a, __m128d b, int imm, int sae)
VREDUCESD __m128d _mm_mask_reduce_sd(__m128d s, __mmask16 k, __m128d a, __m128d b, int imm, int sae)
VREDUCESD __m128d _mm_maskz_reduce_sd(__mmask16 k, __m128d a, __m128d b, int imm, int sae)

SIMD Floating-Point Exceptions
Invalid, Precision
If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

Other Exceptions
See Exceptions Type E3.
**VREDUCEPS—Perform Reduction Transformation on Packed Float32 Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W0 56 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Perform reduction transformation on packed single-precision floating point values in xmm2/m128/m32bcst by subtracting a number of fraction bits specified by the imm8 field. Stores the result in xmm1 register under writemask k1.</td>
</tr>
<tr>
<td>VREDUCEPS xmm1[k1][z], xmm2/m128/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 56 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Perform reduction transformation on packed single-precision floating point values in ymm2/m256/m32bcst by subtracting a number of fraction bits specified by the imm8 field. Stores the result in ymm1 register under writemask k1.</td>
</tr>
<tr>
<td>VREDUCEPS ymm1[k1][z], ymm2/m256/m32bcst, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 56 /r ib</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Perform reduction transformation on packed single-precision floating point values in zmm2/m512/m32bcst by subtracting a number of fraction bits specified by the imm8 field. Stores the result in zmm1 register under writemask k1.</td>
</tr>
<tr>
<td>VREDUCEPS zmm1[k1][z], zmm2/m512/m32bcst{sae}, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**InstructionOperand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Perform reduction transformation of the packed binary encoded single-precision FP values in the source operand (the second operand) and store the reduced results in binary FP format to the destination operand (the first operand) under the writemask k1.

The reduction transformation subtracts the integer part and the leading M fractional bits from the binary FP source value, where M is an unsigned integer specified by imm8[7:4], see Figure 5-41. Specifically, the reduction transformation can be expressed as:

\[ \text{dest} = \text{src} - (\text{ROUND}(2^M \times \text{src})) \times 2^{-M}; \]

where “Round()” treats “src”, “2^M”, and their product as binary FP numbers with normalized significand and biased exponents.

The magnitude of the reduced result can be expressed by considering src\(=2^p\cdot\text{man2},\) where ‘man2’ is the normalized significand and ‘p’ is the unbiased exponent

Then if RC = RNE: 0 \(\leq\) |Reduced Result| \(\leq 2^{p-M-1}\)

Then if RC \# RNE: 0 \(\leq\) |Reduced Result| \(< 2^{p-M}\)

This instruction might end up with a precision exception set. However, in case of SPE set (i.e. Suppress Precision Exception, which is imm8[3]=1), no precision exception is reported.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Handling of special case of input values are listed in Table 5-24.

**Operation**

ReduceArgumentSP(SRC[31:0], imm8[7:0])

{  // Check for NaN
  IF (SRC[31:0] = NAN) THEN
    RETURN (Convert SRC[31:0] to QNaN); FI
  M \(\leftarrow\) imm8[7:4]; // Number of fraction bits of the normalized significand to be subtracted
  RC \(\leftarrow\) imm8[1:0]; // Round Control for ROUND() operation
  RC source \(\leftarrow\) imm[2];

  // Perform reduction transformation
  dest = src - (ROUND(2^M \times src)) \times 2^{-M};
SPE $\leftarrow$ 0; // Suppress Precision Exception
TMP[31:0] $\leftarrow$ $2^M \times \text{ROUND}(2^M \times \text{SRC}[31:0], \text{SPE}, \text{RC}_\text{source}, \text{RC})$; // $\text{ROUND()}$ treats SRC and $2^M$ as standard binary FP values
TMP[31:0] $\leftarrow$ SRC[31:0] - TMP[31:0]; // subtraction under the same RC,SPE controls
RETURN TMP[31:0]; // binary encoded FP with biased exponent and normalized significand

VREDUCEPS
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j $\leftarrow$ 0 TO KL-1
   i $\leftarrow$ j $\times$ 32
   IF k[j] OR *no writemask* THEN
      IF (EVEX.b == 1) AND (SRC *is memory*)
         THEN DEST[i+31:i] $\leftarrow$ ReduceArgumentSP(SRC[31:0], imm8[7:0]);
         ELSE DEST[i+31:i] $\leftarrow$ ReduceArgumentSP(SRC[i+31:i], imm8[7:0]);
      FI;
   ELSE
      IF *merging-masking* ; merging-masking
         THEN *DEST[i+31:i] remains unchanged*
         ELSE ; zeroing-masking
            DEST[i+31:i] = 0
      FI;
   FI;
ENDFOR;
DEST[MAX_VL-1:VL] $\leftarrow$ 0

Intel C/C++ Compiler Intrinsic Equivalent
VREDUCEPS __m512 _mm512_mask_reduce_ps(__m512 a, int imm, int sae)
VREDUCEPS __m512 __mm512_mask_reduce_ps(__m512 s, __mmask16 k, __m512 a, int imm, int sae)
VREDUCEPS __m512 __mm512_maskz_reduce_ps(__mmask16 k, __m512 a, int imm, int sae)
VREDUCEPS __m256 _mm256_mask_reduce_ps(__m256 a, int imm)
VREDUCEPS __m256 __mm256_mask_reduce_ps(__m256 s, __mmask8 k, __m256 a, int imm)
VREDUCEPS __m256 __mm256_maskz_reduce_ps(__mmask8 k, __m256 a, int imm)
VREDUCEPS __m128 __mm_mask_reduce_ps(__m128 s, __mmask8 k, __m128 a, int imm)
VREDUCEPS __m128 __mm_maskz_reduce_ps(__mmask8 k, __m128 a, int imm)

SIMD Floating-Point Exceptions
Invalid, Precision
If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

Other Exceptions
See Exceptions Type E2, additionally
#UD If EVEX.vvvv != 1111B.
VREDUCESS—Perform a Reduction Transformation on a Scalar Float32 Value

**Opcode/Instruction**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W0 57</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Perform a reduction transformation on a scalar single-precision floating point value in xmm3/m32 by subtracting a number of fraction bits specified by the imm8 field. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]. Stores the result in xmm1 register.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Perform a reduction transformation of the binary encoded single-precision FP value in the low dword element of the second source operand (the third operand) and store the reduced result in binary FP format to the low dword element of the destination operand (the first operand) under the writemask k1. Bits 127:32 of the destination operand are copied from respective dword elements of the first source operand (the second operand).

The reduction transformation subtracts the integer part and the leading M fractional bits from the binary FP source value, where M is a unsigned integer specified by imm8[7:4], see Figure 5-41. Specifically, the reduction transformation can be expressed as:

\[
\text{dest} = \text{src} - (\text{ROUND}(2^M \times \text{src})) \times 2^{-M};
\]

where "Round()" treats “src”, “2^M”, and their product as binary FP numbers with normalized significand and biased exponents.

The magnitude of the reduced result can be expressed by considering src= 2^p*man2, where ‘man2’ is the normalized significand and ‘p’ is the unbiased exponent.

Then if RC = RNE: 0<=|Reduced Result|<=2^{p-M-1}

Then if RC ≠ RNE: 0<=|Reduced Result|<2^{p-M}

This instruction might end up with a precision exception set. However, in case of SPE set (i.e. Suppress Precision Exception, which is imm8[3]=1), no precision exception is reported.

Handling of special case of input values are listed in Table 5-24.

**Operation**

ReduceArgumentSP(SRC[31:0], imm8[7:0])

```c
{ // Check for NaN
  IF (SRC[31:0] = NAN) THEN
    RETURN (Convert SRC[31:0] to QNaN); FI
  M <- imm8[7:4]; // Number of fraction bits of the normalized significand to be subtracted
  RC <- imm8[1:0]; // Round Control for ROUND() operation
  RC source <- imm[2];
  SPE <- 0; // Suppress Precision Exception
  TMP[31:0] <- 2^M *ROUND(2^M * SRC[31:0], SPE, RC_source, RC); // ROUND() treats SRC and 2^M as standard binary FP values
  TMP[31:0] <- SRC[31:0] - TMP[31:0]; // subtraction under the same RCSPE controls
  RETURN TMP[31:0]; // binary encoded FP with biased exponent and normalized significand
}
```
VREDUCESS
IF k1[0] or *no writemask*
    THEN DEST[31:0] ← ReduceArgumentSP(SRC2[31:0], imm8[7:0])
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[31:0] = 0
        FI;
    FI;
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VREDUCESS __m128 _mm_mask_reduce_ss( __m128 a, __m128 b, int imm, int sae)
VREDUCESS __m128 _mm_mask_reduce_ss(__m128 s, __mmask16 k, __m128 a, __m128 b, int imm, int sae)
VREDUCESS __m128 _mm_maskz_reduce_ss(__mmask16 k, __m128 a, __m128 b, int imm, int sae)

SIMD Floating-Point Exceptions
Invalid, Precision
If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

Other Exceptions
See Exceptions Type E3.
**VRNDSCALEPD—Round Packed Float64 Values To Include A Given Number Of Fraction Bits**

<table>
<thead>
<tr>
<th>Opcode/Op/En Instruction</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W1 09 /r ib FV V/V AVX512VL AVX512F</td>
<td>Rounds packed double-precision floating point values in xmm2/m128/m64bcst to a number of fraction bits specified by the imm8 field. Stores the result in xmm1 register. Under writemask.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W1 09 /r ib FV V/V AVX512VL AVX512F</td>
<td>Rounds packed double-precision floating point values in ymm2/m256/m64bcst to a number of fraction bits specified by the imm8 field. Stores the result in ymm1 register. Under writemask.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W1 09 /r ib FV V/V AVX512F</td>
<td>Rounds packed double-precision floating-point values in zmm2/m512/m64bcst{sae} to a number of fraction bits specified by the imm8 field. Stores the result in zmm1 register using writemask k1.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Round the double-precision floating-point values in the source operand by the rounding mode specified in the immediate operand (see Figure 5-42) and places the result in the destination operand.

The destination operand (the first operand) is a ZMM/YMM/XMM register conditionally updated according to the writemask. The source operand (the second operand) can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location.

The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by imm8[7:4] (to be included in the result) and returns the result as a double-precision floating-point value.

It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by the imm8[7:4] value).

The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and shown in the "Immediate Control Description" figure below. Bit 3 of the immediate byte controls the processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Immediate control table below lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before rounding.

The sign of the result of this instruction is preserved, including the sign of zero.

The formula of the operation on each data element for VRNDSCALEPD is:

\[ \text{ROUND}(x) = 2^{-M} \times \text{Round}_x(2^M, \text{round}_ctrl) \]
\[ \text{round}_ctrl = \text{imm}[3:0]; \]
\[ M = \text{imm}[7:4]; \]

The operation of \(2^M\) is computed as if the exponent range is unlimited (i.e. no overflow ever occurs).

VRNDSCALEPD is a more general form of the VEX-encoded VROUNDPD instruction. In VROUNDPD, the formula of the operation on each element is:

\[ \text{ROUND}(x) = \text{Round}_x(x, \text{round}_ctrl), \]
\[ \text{round}_ctrl = \text{imm}[3:0]; \]
Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Handling of special case of input values are listed in Table 5-25.

**Table 5-25. VRNSCALEPD/SD/PS/SS Special Cases**

<table>
<thead>
<tr>
<th>Returned value</th>
<th>Src1=±inf</th>
<th>Src1=±NAN</th>
<th>Src1=±0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Src1</td>
<td>Src1</td>
<td>Src1 converted to QNAN</td>
<td>Src1</td>
</tr>
</tbody>
</table>

**Operation**

```
RoundToIntegerDP(SRC[63:0], imm8[7:0]) {
    if (imm8[2] = 1)
        rounding_direction ← MXCSR:RC ; get round control from MXCSR
    else
        rounding_direction ← imm8[1:0] ; get round control from imm8[1:0]
    FI
    M ← imm8[7:4] ; get the scaling factor

    case (rounding_direction)
    00: TMP[63:0] ← round_to_nearest_even_integer(2^M*SRC[63:0])
    01: TMP[63:0] ← round_to_equal_or_smaller_integer(2^M*SRC[63:0])
    10: TMP[63:0] ← round_to_equal_or_larger_integer(2^M*SRC[63:0])
    11: TMP[63:0] ← round_to_nearest_smallest_magnitude_integer(2^M*SRC[63:0])
    ESAC

    Dest[63:0] ← 2^M * TMP[63:0] ; scale down back to 2^M

    if (imm8[3] = 0) Then ; check SPE
        if (SRC[63:0] != Dest[63:0]) Then ; check precision lost
            set_precision() ; set #PE
        FI;
    FI;
    return(Dest[63:0])
}
```
VRNDSCALEPD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)

IF *src is a memory operand*

THEN TMP_SRC ← BROADCAST64(SRC, VL, k1)
ELSE TMP_SRC ← SRC
FI;

FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← RoundToIntegerDP((TMP_SRC[i+63:i], imm8[7:0])
    ELSE
      IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
      FI;
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VRNDSCALEPD __m512d _mm512_roundscale_pd( __m512d a, int imm);
VRNDSCALEPD __m512d _mm512_roundscale_round_pd( __m512d a, int imm, int sae);
VRNDSCALEPD __m512d _mm512_mask_roundscale_pd(__m512d s, __mmask8 k, __m512d a, int imm);
VRNDSCALEPD __m512d _mm512_mask_roundscale_round_pd(__m512d s, __mmask8 k, __m512d a, int imm, int sae);
VRNDSCALEPD __m512d _mm512_maskz_roundscale_pd( __mmask8 k, __m512d a, int imm);
VRNDSCALEPD __m512d _mm512_maskz_roundscale_round_pd( __mmask8 k, __m512d a, int imm, int sae);
VRNDSCALEPD __m256d _mm256_roundscale_pd( __m256d a, int imm);
VRNDSCALEPD __m256d _mm256_mask_roundscale_pd(__m256d s, __mmask8 k, __m256d a, int imm);
VRNDSCALEPD __m256d _mm256_mask_roundscale_round_pd(__mmask8 k, __m256d a, int imm, int sae);
VRNDSCALEPD __m256d _mm256_maskz_roundscale_pd( __mmask8 k, __m256d a, int imm);
VRNDSCALEPD __m256d _mm256_maskz_roundscale_round_pd( __mmask8 k, __m256d a, int imm, int sae);
VRNDSCALEPD __m128d _mm_roundscale_pd( __m128d a, int imm);
VRNDSCALEPD __m128d _mm_mask_roundscale_pd(__m128d s, __mmask8 k, __m128d a, int imm);
VRNDSCALEPD __m128d _mm_mask_roundscale_round_pd(__mmask8 k, __m128d a, int imm, int sae);
VRNDSCALEPD __m128d _mm_maskz_roundscale_pd( __mmask8 k, __m128d a, int imm);
VRNDSCALEPD __m128d _mm_maskz_roundscale_round_pd( __mmask8 k, __m128d a, int imm, int sae);

SIMD Floating-Point Exceptions

Invalid, Precision

If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

Other Exceptions

See Exceptions Type E2.
VRNDSCALESD—Round Scalar Float64 Value To Include A Given Number Of Fraction Bits

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W1 / r lb</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Rounds scalar double-precision floating-point value in xmm3/m64 to a number of fraction bits specified by the imm8 field. Stores the result in xmm1 register.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description

Rounds a double-precision floating-point value in the low quadword (see Figure 5-42) element the second source operand (the third operand) by the rounding mode specified in the immediate operand and places the result in the corresponding element of the destination operand (the third operand) according to the writemask. The quadword element at bits 127:64 of the destination is copied from the first source operand (the second operand).

The destination and first source operands are XMM registers, the 2nd source operand can be an XMM register or memory location. Bits MAX_VL-1:128 of the destination register are cleared.

The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by imm8[7:4] (to be included in the result) and returns the result as a double-precision floating-point value.

It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by the imm8[7:4] value).

The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and shown in the “Immediate Control Description” figure below. Bit 3 of the immediate byte controls the processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Immediate control table below lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before rounding.

The sign of the result of this instruction is preserved, including the sign of zero.

The formula of the operation for VRNDSCALESD is

ROUND(x) = 2^-M * Round_to_INT(x * 2^M, round_ctrl),
round_ctrl = imm[3:0];
M = imm[7:4];

The operation of x * 2^M is computed as if the exponent range is unlimited (i.e. no overflow ever occurs).

VRNDSCALESD is a more general form of the VEX-encoded VROUNDSD instruction. In VROUNDSD, the formula of the operation is

ROUND(x) = Round_to_INT(x, round_ctrl),
round_ctrl = imm[3:0];

EVEX encoded version: The source operand is a XMM register or a 64-bit memory location. The destination operand is a XMM register.

Handling of special case of input values are listed in Table 5-25.
### Operation

RoundToIntegerDP(SRC[63:0], imm8[7:0]) {
    if (imm8[2] = 1)
        rounding_direction ← MXCSR:RC ; get round control from MXCSR
    else
        rounding_direction ← imm8[1:0] ; get round control from imm8[1:0]
    FI
    M ← imm8[7:4] ; get the scaling factor

    case (rounding_direction)
    00: TMP[63:0] ← round_to_nearest_even_integer(2M*SRC[63:0])
    01: TMP[63:0] ← round_to_equal_or_smaller_integer(2M*SRC[63:0])
    10: TMP[63:0] ← round_to_equal_or_larger_integer(2M*SRC[63:0])
    11: TMP[63:0] ← round_to_nearest_smallest_magnitude_integer(2M*SRC[63:0])
    ESAC

    Dest[63:0] ← 2^-M * TMP[63:0] ; scale down back to 2^-M

    if (imm8[3] = 0) Then ; check SPE
        if (SRC[63:0] != Dest[63:0]) Then ; check precision lost
            set_precision() ; set #PE
        FI
    FI;
    return(Dest[63:0])
}

VRNDSCALESD (EVEX encoded version)
IF k1[0] or *no writemask*
    THEN DEST[63:0] ← RoundToIntegerDP(SRC2[63:0], Zero_upper_imm[7:0])
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[63:0] remains unchanged*
    ELSE ; zeroing-masking
        THEN DEST[63:0] ← 0
    FI;
    FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

### Intel C/C++ Compiler Intrinsic Equivalent

VRNDSCALESD __m128d _mm_roundscale_sd ( __m128d a, __m128d b, int imm);
VRNDSCALESD __m128d _mm_roundscale_round_sd ( __m128d a, __m128d b, int imm, int sae);
VRNDSCALESD __m128d _mm_mask_roundscale_sd ( __m128d s, __mmask8 k, __m128d a, __m128d b, int imm);
VRNDSCALESD __m128d _mm_mask_roundscale_round_sd ( __m128d s, __mmask8 k, __m128d a, __m128d b, int imm, int sae);
VRNDSCALESD __m128d _mm_maskz_roundscale_sd ( __mmask8 k, __m128d a, __m128d b, int imm);
VRNDSCALESD __m128d _mm_maskz_roundscale_round_sd ( __mmask8 k, __m128d a, __m128d b, int imm, int sae);

### SIMD Floating-Point Exceptions

Invalid, Precision

If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

### Other Exceptions

See Exceptions Type E3.
VRNDSCALEPS—Round Packed Float32 Values To Include A Given Number Of Fraction Bits

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F3A.W0 08 /r ib VRNDSCALEPS xmm1 {k1}{z}, xmm2/m128/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rounds packed single-precision floating point values in xmm2/m128/m32bcst to a number of fraction bits specified by the imm8 field. Stores the result in xmm1 register. Under writemask.</td>
</tr>
<tr>
<td>EVEX.256.66.0F3A.W0 08 /r ib VRNDSCALEPS ymm1 {k1}{z}, ymm2/m256/m32bcst, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Rounds packed single-precision floating point values in ymm2/m256/m32bcst to a number of fraction bits specified by the imm8 field. Stores the result in ymm1 register. Under writemask.</td>
</tr>
<tr>
<td>EVEX.512.66.0F3A.W0 08 /r ib VRNDSCALEPS zmm1 {k1}{z}, zmm2/m512/m32bcst{sae}, imm8</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Rounds packed single-precision floating-point values in zmm2/m512/m32bcst to a number of fraction bits specified by the imm8 field. Stores the result in zmm1 register using writemask.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Round the single-precision floating-point values in the source operand by the rounding mode specified in the immediate operand (see Figure 5-42) and places the result in the destination operand.

The destination operand (the first operand) is a ZMM register conditionally updated according to the writemask. The source operand (the second operand) can be a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location.

The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by imm8[7:4] (to be included in the result) and returns the result as a single-precision floating-point value.

It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by the imm8[7:4] value).

The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and shown in the "Immediate Control Description" figure below. Bit 3 of the immediate byte controls the processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Immediate control table below lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

The sign of the result of this instruction is preserved, including the sign of zero.

The formula of the operation on each data element for VRNDSCALEPS is

$$ROUND(x) = 2^{-M\times Round\_to\_INT(x\times2^M,\ round\_ctrl)},$$

$$\text{round\_ctrl} = \text{imm}[3:0];$$

$$M=\text{imm}[7:4];$$

The operation of $x\times2^M$ is computed as if the exponent range is unlimited (i.e. no overflow ever occurs).

VRNDSCALEPS is a more general form of the VEX-encoded VROUNDPS instruction. In VROUNDPS, the formula of the operation on each element is

$$ROUND(x) = \text{Round\_to\_INT}(x, \text{round\_ctrl}),$$

$$\text{round\_ctrl} = \text{imm}[3:0];$$
Operation

RoundToIntegerSP(SRC[31:0], imm8[7:0]) {
  if (imm8[2] = 1)
    rounding_direction ← MXCSR:RC ; get round control from MXCSR
  else
    rounding_direction ← imm8[1:0] ; get round control from imm8[1:0]
  FI
  M ← imm8[7:4] ; get the scaling factor
  case (rounding_direction)
    00: TMP[31:0] ← round_to_nearest_even_integer(2^M*SRC[31:0])
    01: TMP[31:0] ← round_to_equal_or_smaller_integer(2^M*SRC[31:0])
    10: TMP[31:0] ← round_to_equal_or_larger_integer(2^M*SRC[31:0])
    11: TMP[31:0] ← round_to_nearest_smallest_magnitude_integer(2^M*SRC[31:0])
  ESAC;
  Dest[31:0] ← 2^-M* TMP[31:0] ; scale down back to 2^-M
  if (imm8[3] = 0) Then ; check SPE
    if (SRC[31:0] != Dest[31:0]) Then ; check precision lost
      set_precision() ; set #PE
    FI;
  FI;
  return(Dest[31:0])
}

VRNDSCALEPS (EVEX encoded versions)

(KL, VL) = (4, 128), (8, 256), (16, 512)
IF *src is a memory operand*
  THEN TMP_SRC ← BROADCAST32(SRC, VL, k1)
ELSE TMP_SRC ← SRC
FI;

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask*
    THEN DEST[i+31:i] ← RoundToIntegerSP(TMP_SRC[i+31:i]), imm8[7:0])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI;
  FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VRNDSCALEPS __m512 __mm512_roundscale_ps( __m512 a, int imm);
VRNDSCALEPS __m512 __mm512_roundscale_round_ps( __m512 a, int imm, int sae);
VRNDSCALEPS __m512 __mm512_mask_roundscale_ps( __m512 s, __mmask16 k, __m512 a, int imm);
VRNDSCALEPS __m512 __mm512_mask_roundscale_round_ps( __m512 s, __mmask16 k, __m512 a, int imm, int sae);
VRNDSCALEPS __m512 __mm512_maskz_roundscale_ps( __mmask16 k, __m512 a, int imm);
VRNDSCALEPS __m512 __mm512_maskz_roundscale_round_ps( __mmask16 k, __m512 a, int imm, int sae);
VRNDSCALEPS __m256 __mm256_roundscale_ps( __m256 a, int imm);
VRNDSCALEPS __m256 __mm256_mask_roundscale_ps( __m256 s, __mmask8 k, __m256 a, int imm);
VRNDSCALEPS __m256 __mm256_mask_roundscale_round_ps( __mmask8 k, __m256 a, int imm);
VRNDSCALEPS __m128 __mm128_roundscale_ps( __m128 a, int imm);
VRNDSCALEPS __m128 __mm128_mask_roundscale_ps( __m128 s, __mmask8 k, __m128 a, int imm);
VRNDSCALEPS __m128 __mm128_mask_roundscale_round_ps( __mmask8 k, __m128 a, int imm);

SIMD Floating-Point Exceptions

Invalid, Precision
If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

Other Exceptions
See Exceptions Type E2.
**VRNDSCALESS—Round Scalar Float32 Value To Include A Given Number Of Fraction Bits**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F3A.W0</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Rounds scalar single-precision floating-point value in xmm3/m32 to a number of fraction bits specified by the imm8 field. Stores the result in xmm1 register under writemask.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Rounds the single-precision floating-point value in the low doubleword element of the second source operand (the third operand) by the rounding mode specified in the immediate operand (see Figure 5-42) and places the result in the corresponding element of the destination operand (the first operand) according to the writemask. The double-word elements at bits 127:32 of the destination are copied from the first source operand (the second operand).

The destination and first source operands are XMM registers, the 2nd source operand can be an XMM register or memory location. Bits MAX_VL-1:128 of the destination register are cleared.

The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by imm8[7:4] (to be included in the result) and returns the result as a single-precision floating-point value.

It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by the imm8[7:4] value).

The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and shown in the "Immediate Control Description" figure below. Bit 3 of the immediate byte controls the processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Immediate control tables below lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1' then denormals will be converted to zero before rounding.

The sign of the result of this instruction is preserved, including the sign of zero.

The formula of the operation for VRNDSCALESS is

\[
ROUND(x) = 2^{-M}*Round\_to\_INT(x*2^M, round\_ctrl),
\]

\[
round\_ctrl = imm[3:0];
\]

\[
M=imm[7:4];
\]

The operation of \(x*2^M\) is computed as if the exponent range is unlimited (i.e. no overflow ever occurs).

VRNDSCALESS is a more general form of the VEX-encoded VROUNDSS instruction. In VROUNDSS, the formula of the operation on each element is

\[
ROUND(x) = Round\_to\_INT(x, round\_ctrl),
\]

\[
round\_ctrl = imm[3:0];
\]

**EVEX encoded version:** The source operand is a XMM register or a 32-bit memory location. The destination operand is a XMM register.

Handling of special case of input values are listed in Table 5-25.
Operation
RoundToIntegerSP[SRC[31:0], imm8[7:0]] {
    if (imm8[2] = 1)
    rounding_direction ← MXCSR:RC ; get round control from MXCSR
    else
    rounding_direction ← imm8[1:0] ; get round control from imm8[1:0]
    FI
    M ← imm8[7:4] ; get the scaling factor
    FI
    case (rounding_direction)
    00: TMP[31:0] ← round_to_nearest_even_integer(2^M*SRC[31:0])
    01: TMP[31:0] ← round_to_equal_or_smaller_integer(2^M*SRC[31:0])
    10: TMP[31:0] ← round_to_equal_or_larger_integer(2^M*SRC[31:0])
    11: TMP[31:0] ← round_to_nearest_smallest_magnitude_integer(2^M*SRC[31:0])
    ESAC;
    Dest[31:0] ← 2^M* TMP[31:0] ; scale down back to 2^-M
    if (imm8[3] = 0) Then ; check SPE
    if (SRC[31:0] != Dest[31:0]) Then ; check precision lost
        set_precision() ; set #PE
    FI;
    FI;
    return(Dest[31:0])
}

VRNDSCALESS (EVEX encoded version)
IF k1[0] or *no writemask*
    THEN DEST[31:0] ← RoundToIntegerSP[SRC2[31:0], Zero_upper_imm[7:0])
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31:0] remains unchanged*
    ELSE ; zeroing-masking
        THEN DEST[31:0] ← 0
    FI;
    FI;
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VRNDSCALESS __m128 __mm_roundscale_ss (__m128 a, __m128 b, int imm);
VRNDSCALESS __m128 __mm_roundscale_round_ss (__m128 a, __m128 b, int imm, int sae);
VRNDSCALESS __m128 __mm_mask_roundscale_ss (__m128 s, __mmask8 k, __m128 a, __m128 b, int imm);
VRNDSCALESS __m128 __mm_mask_roundscale_round_ss (__m128 s, __mmask8 k, __m128 a, __m128 b, int imm, int sae);
VRNDSCALESS __m128 __mm_maskz_roundscale_ss (__mmask8 k, __m128 a, __m128 b, int imm);
VRNDSCALESS __m128 __mm_maskz_roundscale_round_ss (__mmask8 k, __m128 a, __m128 b, int imm, int sae);

SIMD Floating-Point Exceptions
Invalid, Precision
If SPE is enabled, precision exception is not reported (regardless of MXCSR exception mask).

Other Exceptions
See Exceptions Type E3.
VRSQRT14PD—Compute Approximate Reciprocals of Square Roots of Packed Float64 Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W1 4E /r VRSQRT14PD xmm1 (k1)(z), xmm2/m128/m64bcst</td>
<td>FV/ V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes the approximate reciprocal square roots of the packed double-precision floating-point values in xmm2/m128/m64bcst and stores the results in xmm1. Under writemask.</td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 4E /r VRSQRT14PD ymm1 (k1)(z), ymm2/m256/m64bcst</td>
<td>FV/ V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes the approximate reciprocal square roots of the packed double-precision floating-point values in ymm2/m256/m64bcst and stores the results in ymm1. Under writemask.</td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 4E /r VRSQRT14PD zmm1 (k1)(z), zmm2/m512/m64bcst</td>
<td>FV/ V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocal square roots of the packed double-precision floating-point values in zmm2/m512/m64bcst and stores the results in zmm1 under writemask.</td>
<td></td>
</tr>
</tbody>
</table>

Description

This instruction performs a SIMD computation of the approximate reciprocals of the square roots of the eight packed double-precision floating-point values in the source operand (the second operand) and stores the packed double-precision floating-point results in the destination operand (the first operand) according to the writemask. The maximum relative error for this approximation is less than $2^{-14}$.

EVEX.512 encoded version: The source operand can be a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.256 encoded version: The source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 64-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

EVEX.128 encoded version: The source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

The VRSQRT14PD instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an ∞ with the sign of the source value is returned. When the source operand is an +∞ then +ZERO value is returned. A denormal source value is treated as zero only if DAZ bit is set in MXCSR. Otherwise it is treated correctly and performs the approximation with the specified masked response. When a source value is a negative value (other than 0.0) a floating-point QNaN_indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.
Operation

VRSQRT14PD (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC *is memory*)
            THEN DEST[i+63:i] ← APPROXIMATE(1.0/ SQRT(SRC[63:0]));
        ELSE DEST[i+63:i] ← APPROXIMATE(1.0/ SQRT(SRC[i+63:i]));
    FI;
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
    ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
    FI;
    FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

Table 5-26. VRSQRT14PD Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any denormal</td>
<td>Normal</td>
<td>Cannot generate overflow</td>
</tr>
<tr>
<td>X = 2^{-2n}</td>
<td>2^n</td>
<td></td>
</tr>
<tr>
<td>X &lt; 0</td>
<td>QNaN_Indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>X = -0</td>
<td>-INF</td>
<td></td>
</tr>
<tr>
<td>X = +0</td>
<td>+INF</td>
<td></td>
</tr>
<tr>
<td>X = +INF</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT14PD __m512d __mm512_rsqrt14_pd( __m512d a);
VRSQRT14PD __m512d __mm512_mask_rsqrt14_pd(__m512d s, __mmask8 k, __m512d a);
VRSQRT14PD __m512d __mm512_maskz_rsqrt14_pd( __mmask8 k, __m512d a);
VRSQRT14PD __m256d __mm256_rsqrt14_pd(__m256d a);
VRSQRT14PD __m256d __mm256_mask_rsqrt14_pd(__m256d s, __mmask8 k, __m256d a);
VRSQRT14PD __m256d __mm256_maskz_rsqrt14_pd(__mmask8 k, __m256d a);
VRSQRT14PD __m128d __mm128_rsqrt14_pd(__m128d a);
VRSQRT14PD __m128d __mm128_mask_rsqrt14_pd(__m128d s, __mmask8 k, __m128d a);
VRSQRT14PD __m128d __mm128_maskz_rsqrt14_pd(__mmask8 k, __m128d a);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E4.
VRSQRT14SD—Compute Approximate Reciprocal of Square Root of Scalar Float64 Value

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W1 4F /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocal square root of the scalar double-precision floating-point value in xmm3/m64 and stores the result in the low quadword element of xmm1 using writemask k1. Bits[127:64] of xmm2 is copied to xmm1[127:64].</td>
</tr>
</tbody>
</table>

**Description**

Computes the approximate reciprocal of the square roots of the scalar double-precision floating-point value in the low quadword element of the source operand (the second operand) and stores the result in the low quadword element of the destination operand (the first operand) according to the writemask. The maximum relative error for this approximation is less than $2^{-14}$. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

The VRSQRT14SD instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an $\infty$ with the sign of the source value is returned. When the source operand is an $+\infty$ then $+\text{ZERO}$ value is returned. A denormal source value is treated as zero only if DAZ bit is set in MXCSR. Otherwise it is treated correctly and performs the approximation with the specified masked response. When a source value is a negative value (other than 0.0) a floating-point QNaN_indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

**Operation**

**VRSQRT14SD (EVEX version)**

IF k1[0] or *no writemask*

THEN DEST[63:0] ← APPROXIMATE(1.0/ SQRT(SRC2[63:0]))

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[63:0] remains unchanged*

ELSE ; zeroing-masking

THEN DEST[63:0] ← 0

Fl;

DEST[127:64] ← SRC1[127:64]

DEST[MAX_VL-1:128] ← 0
Table 5-27. VRSQRT14SD Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any denormal</td>
<td>Normal</td>
<td>Cannot generate overflow</td>
</tr>
<tr>
<td>$X = 2^{-2^n}$</td>
<td>$2^n$</td>
<td></td>
</tr>
<tr>
<td>$X &lt; 0$</td>
<td>QNaN_Indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>$X = 0$</td>
<td>-INF</td>
<td></td>
</tr>
<tr>
<td>$X = +0$</td>
<td>+INF</td>
<td></td>
</tr>
<tr>
<td>$X = +INF$</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT14SD __m128d mm_rsqrt14_sd(__m128d a, __m128d b);
VRSQRT14SD __m128d mm_mask_rsqrt14_sd(__m128d s, __mmask8 k, __m128d a, __m128d b);
VRSQRT14SD __m128d mm_maskz_rsqrt14_sd(__mmask8d m, __m128d a, __m128d b);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E5.
VRSQRT14PS—Compute Approximate Reciprocals of Square Roots of Packed Float32 Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 4E /r</td>
<td>V</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes the approximate reciprocal square roots of the packed single-precision floating-point values in xmm2/m128/m32bcst and stores the results in xmm1. Under writemask.</td>
</tr>
<tr>
<td>VRSQRT14PS xmm1 {k1}{z}, xmm2/m128/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 4E /r</td>
<td>V</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Computes the approximate reciprocal square roots of the packed single-precision floating-point values in ymm2/m256/m32bcst and stores the results in ymm1. Under writemask.</td>
</tr>
<tr>
<td>VRSQRT14PS ymm1 {k1}{z}, ymm2/m256/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 4E /r</td>
<td>V</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocal square roots of the packed single-precision floating-point values in zmm2/m512/m32bcst and stores the results in zmm1. Under writemask.</td>
</tr>
<tr>
<td>VRSQRT14PS zmm1 {k1}{z}, zmm2/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

This instruction performs a SIMD computation of the approximate reciprocals of the square roots of 16 packed single-precision floating-point values in the source operand (the second operand) and stores the packed single-precision floating-point results in the destination operand (the first operand) according to the writemask. The maximum relative error for this approximation is less than 2\(^{-14}\).

EVEX.512 encoded version: The source operand can be a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.256 encoded version: The source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 32-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

EVEX.128 encoded version: The source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 32-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

The VRSQRT14PS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an +∞ with the sign of the source value is returned. When the source operand is an +∞ then +ZERO value is returned. A denormal source value is treated as zero only if DAZ bit is set in MXCSR. Otherwise it is treated correctly and performs the approximation with the specified masked response. When a source value is a negative value (other than 0.0) a floating-point QNaN_indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.
Operation

**VRSQRT14PS (EVEX encoded versions)**

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

FOR \(j \leftarrow 0\) TO \(KL-1\)

\(i \leftarrow j \times 32\)

IF \(k1[j]\) OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC *is memory*)

THEN DEST[i+31:i] \(\leftarrow\) APPROXIMATE\((1.0/\text{SQRT}(\text{SRC}[31:0]));\)

ELSE DEST[i+31:i] \(\leftarrow\) APPROXIMATE\((1.0/\text{SQRT}(\text{SRC}[i+31:i]));\)

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+31:i] remains unchanged* ; zeroing-masking

ELSE

DEST[i+31:i] \(\leftarrow\) 0

FI;

FI;

ENDFOR;

DEST[MAX_VL-1:VL] \(\leftarrow\) 0

**Table 5-28. VRSQRT14PS Special Cases**

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any denormal</td>
<td>Normal</td>
<td>Cannot generate overflow</td>
</tr>
<tr>
<td>(X = 2^{-2n})</td>
<td>(2^n)</td>
<td></td>
</tr>
<tr>
<td>(X &lt; 0)</td>
<td>QNaN_Indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>(X = -0)</td>
<td>-INF</td>
<td></td>
</tr>
<tr>
<td>(X = +0)</td>
<td>+INF</td>
<td></td>
</tr>
<tr>
<td>(X = +INF)</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

**Intel C/C++ Compiler Intrinsic Equivalent**

VRSQRT14PS __m512 _mm512_rsqrt14_ps(__m512 a);
VRSQRT14PS __m512 _mm512_mask_rsqrt14_ps(__m512 s, __mmask16 k, __m512 a);
VRSQRT14PS __m512 _mm512_maskz_rsqrt14_ps( __mmask16 k, __m512 a);
VRSQRT14PS __m256 _mm256_rsqrt14_ps( __m256 a);
VRSQRT14PS _m256_mm256_mask_rsqrt14_ps(__m256 s, __mmask8 k, __m256 a);
VRSQRT14PS _m256_mm256_maskz_rsqrt14_ps( __mmask8 k, __m256 a);
VRSQRT14PS __m128 _mm128_rsqrt14_ps(__m128 a);
VRSQRT14PS __m128 _mm128_mask_rsqrt14_ps(__m128 s, __mmask8 k, __m128 a);
VRSQRT14PS __m128 _mm128_maskz_rsqrt14_ps( __mmask8 k, __m128 a);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type 4.
VRSQRT14SS—Compute Approximately Reciprocal of Square Root of Scalar Float32 Value

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.Lig.66.0F38.W0 4F / r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Computes the approximate reciprocal square root of the scalar single-precision floating-point value in xmm3/m32 and stores the result in the low doubleword element of xmm1 using writemask k1. Bits[127:32] of xmm2 is copied to xmm1[127:32].</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Computes the approximate reciprocal of the square root of the scalar single-precision floating-point value in the high doubleword element of the source operand (the second operand) and stores the result in the low doubleword element of the destination operand (the first operand) according to the writemask. The maximum relative error for this approximation is less than 2^{-14}. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register.

Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

The VRSQRT14SS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an ∞ with the sign of the source value is returned. When the source operand is an ∞, zero with the sign of the source value is returned. A denormal source value is treated as zero only if DAZ bit is set in MXCSR. Otherwise it is treated correctly and performs the approximation with the specified masked response. When a source value is a negative value (other than 0.0) a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

MXCSR exception flags are not affected by this instruction and floating-point exceptions are not reported.

Operation

VRSQRT14SS (EVEX version)

IF k1[0] or *no writemask*
    THEN DEST[31:0] ← APPROXIMATE(1.0/ SQRT(SRC2[31:0]))
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31:0] remains unchanged*
        ELSE ; zeroing-masking
            THEN DEST[31:0] ← 0
    FI;
FI;
DEST[MAX_VL-1:128] ← 0
Table 5-29. VRSQRT14SS Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any denormal</td>
<td>Normal</td>
<td>Cannot generate overflow</td>
</tr>
<tr>
<td>$X = 2^{-2^n}$</td>
<td>$2^n$</td>
<td></td>
</tr>
<tr>
<td>$X &lt; 0$</td>
<td>QNaN_Indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>$X = -0$</td>
<td>-INF</td>
<td></td>
</tr>
<tr>
<td>$X = +0$</td>
<td>+INF</td>
<td></td>
</tr>
<tr>
<td>$X = +INF$</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT14SS __m128 _mm_rsqrt14_ss( __m128 a, __m128 b);
VRSQRT14SS __m128 _mm_mask_rsqrt14_ss(__m128 s, __mmask8 k, __m128 a, __m128 b);
VRSQRT14SS __m128 _mm_maskz_rsqrt14_ss( __mmask8 k, __m128 a, __m128 b);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E5.
**VSACLEFPD—Scale Packed Float64 Values With Float64 Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bitMode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128:66.0F38.W1 /r VSCALEFPD xmm1 {k1}[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Scale the packed double-precision floating-point values in xmm2 using values from xmm3/m128/m64bcst. Under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256:66.0F38.W1 /r VSCALEFPD ymm1 {k1}[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Scale the packed double-precision floating-point values in ymm2 using values from ymm3/m256/m64bcst. Under writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512:66.0F38.W1 /r VSCALEFPD zmm1 {k1}[z], zmm2, zmm3/m512/m64bcst{er}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Scale the packed double-precision floating-point values in zmm2 using values from zmm3/m512/m64bcst. Under writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a floating-point scale of the packed double-precision floating-point values in the first source operand by multiplying it by 2 power of the double-precision floating-point values in second source operand.

The equation of this operation is given by:

\[ zmm1 := zmm2 \times 2 \text{floor}(zmm3). \]

Floor(zmm3) means maximum integer value ≤ zmm3.

If the result cannot be represented in double precision, then the proper overflow response (for positive scaling operand), or the proper underflow response (for negative scaling operand) is issued. The overflow and underflow responses are dependent on the rounding mode (for IEEE-compliant rounding), as well as on other settings in MXCSR (exception mask bits, FTZ bit), and on the SAE bit.

The first source operand is a ZMM/YMM/XMM register. The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.

Handling of special-case input values are listed in Table 5-30 and Table 5-31.

**Table 5-30. VSCALEFPD/SD/PS/SS Special Cases**

<table>
<thead>
<tr>
<th>Src1</th>
<th>±NaN</th>
<th>+Inf</th>
<th>-Inf</th>
<th>0</th>
<th>Denorm/Norm</th>
<th>Set IE</th>
</tr>
</thead>
<tbody>
<tr>
<td>±QNaN</td>
<td>QNaN(Src1)</td>
<td>+INF</td>
<td>+0</td>
<td>QNaN(Src1)</td>
<td>IF either source is SNAN</td>
<td></td>
</tr>
<tr>
<td>±QNaN</td>
<td>QNaN(Src1)</td>
<td>QNaN(Src1)</td>
<td>QNaN(Src1)</td>
<td>QNaN(Src1)</td>
<td>YES</td>
<td></td>
</tr>
<tr>
<td>±QNaN</td>
<td>QNaN(Src2)</td>
<td>Src1</td>
<td>QNaN_Indefinite</td>
<td>Src1</td>
<td>IF Src2 is SNAN or -INF</td>
<td></td>
</tr>
<tr>
<td>±QNaN</td>
<td>QNaN(Src2)</td>
<td>QNaN_Indefinite</td>
<td>Src1</td>
<td>Src1</td>
<td>IF Src2 is SNAN or +INF</td>
<td></td>
</tr>
<tr>
<td>±QNaN</td>
<td>QNaN(Src2)</td>
<td>±INF (Src1 sign)</td>
<td>±0 (Src1 sign)</td>
<td>Compute Result</td>
<td>IF Src2 is SNAN</td>
<td></td>
</tr>
</tbody>
</table>

Ref. # 319433-023 5-945
**Operation**

`SCALE(SRC1, SRC2)`

```plaintext
{ 
  TMP_SRC2 ← SRC2
  TMP_SRC1 ← SRC1
  IF (SRC2 is denormal AND MXCSR.DAZ) THEN TMP_SRC2=0
  IF (SRC1 is denormal AND MXCSR.DAZ) THEN TMP_SRC1=0
  /* SRC2 is a 64 bits floating-point value */
  DEST[63:0] ← TMP_SRC1[63:0] * POW(2, Floor(TMP_SRC2[63:0]))
}
```

**VSCALEFPD (EVEX encoded versions)**

`(KL, VL) = (2, 128), (4, 256), (8, 512)`

IF `(VL = 512) AND (EVEX.b = 1) AND (SRC2 *is register*)`

THEN
  SET_RM(EVEX.RC);
ELSE
  SET_RM(MXCSR.RM);
FI;

FOR `j ← 0 TO KL-1`
  `i ← j * 64`
  IF `k1[j] OR *no writemask* THEN`
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+63:i] ← SCALE(SRC1[i+63:i], SRC2[63:0]);
      ELSE DEST[i+63:i] ← SCALE(SRC1[i+63:i], SRC2[i+63:i]);
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+63:i] remains unchanged*
      ELSE ; zeroing-masking
        DEST[i+63:i] ← 0
    FI
  FI
ENDFOR

DEST[MAX_VL-1:VL] ← 0

---

**Table 5-31. Additional VSCALEFPD/SD Special Cases**

<table>
<thead>
<tr>
<th>Special Case</th>
<th>Returned value</th>
<th>Faults</th>
</tr>
</thead>
<tbody>
<tr>
<td>`</td>
<td>result</td>
<td>&lt; 2-1074`</td>
</tr>
<tr>
<td>`</td>
<td>result</td>
<td>≥ 21024`</td>
</tr>
</tbody>
</table>

---

5-946 Ref. # 319433-023
Intel C/C++ Compiler Intrinsic Equivalent

VSCALEFPD __m512d _mm512_scalef_round_pd(__m512d a, __m512d b, int);
VSCALEFPD __m512d _mm512_mask_scalef_round_pd(__m512d s, __mmask8 k, __m512d a, __m512d b, int);
VSCALEFPD __m512d _mm512_maskz_scalef_round_pd(__mmask8 k, __m512d a, __m512d b, int);
VSCALEFPD __m256d _mm256_scalef_round_pd(__m256d a, __m256d b, int);
VSCALEFPD __m256d _mm256_mask_scalef_round_pd(__m256d s, __mmask8 k, __m256d a, __m256d b, int);
VSCALEFPD __m256d _mm256_maskz_scalef_round_pd(__mmask8 k, __m256d a, __m256d b, int);
VSCALEFPD __m128d _mm_scalef_round_pd(__m128d a, __m128d b, int);
VSCALEFPD __m128d _mm_mask_scalef_round_pd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VSCALEFPD __m128d _mm_maskz_scalef_round_pd(__mmask8 k, __m128d a, __m128d b, int);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal (for Src1).
Denormal is not reported for Src2.

Other Exceptions

See Exceptions Type E2.
INSTRUCTION SET REFERENCE, A-Z

**VSCALEFSD—Scale Scalar Float64 Values With Float64 Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W1 2D / r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Scale the scalar double-precision floating-point values in xmm2 using the value from xmm3/m64. Under writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a floating-point scale of the packed double-precision floating-point value in the first source operand by multiplying it by 2 power of the double-precision floating-point value in second source operand.

The equation of this operation is given by:

\[ \text{xmm1} := \text{xmm2} \times 2^{\text{floor(xmm3)}}. \]

Floor(xmm3) means maximum integer value \( \leq \) xmm3.

If the result cannot be represented in double precision, then the proper overflow response (for positive scaling operand), or the proper underflow response (for negative scaling operand) is issued. The overflow and underflow responses are dependent on the rounding mode (for IEEE-compliant rounding), as well as on other settings in MXCSR (exception mask bits, FTZ bit), and on the SAE bit.

**EVEX encoded version:** The first source operand is an XMM register. The second source operand is an XMM register or a memory location. The destination operand is an XMM register conditionally updated with writemask k1.

**Handling of special-case input values are listed in Table 5-30 and Table 5-31.**

**Operation**

```
SCALE(SRC1, SRC2)
{
  ; Check for denormal operands
  TMP_SRC2 ← SRC2
  TMP_SRC1 ← SRC1
  IF (SRC2 is denormal AND MXCSR.DAZ) THEN TMP_SRC2=0
  IF (SRC1 is denormal AND MXCSR.DAZ) THEN TMP_SRC1=0
  /* SRC2 is a 64 bits floating-point value */
  DEST[63:0] ← TMP_SRC1[63:0] \times \text{POW}(2, \text{Floor(TMP_SRC2[63:0])})
}
```
VSACLEFSD (EVEX encoded version)
IF (EVEX.b= 1) and SRC2 *is a register*
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
IF k1[0] OR *no writemask*
  THEN DEST[63:0] ← SCALE(SRC1[63:0], SRC2[63:0])
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[63:0] remains unchanged*
      ELSE ; zeroing-masking
        DEST[63:0] ← 0
    FI
  FI
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VSACLEFSD __m128d _mm_scalef_round_sd(__m128d a, __m128d b, int);
VSACLEFSD __m128d _mm_mask_scalef_round_sd(__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VSACLEFSD __m128d _mm_maskz_scalef_round_sd(__mmask8 k, __m128d a, __m128d b, int);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal (for Src1).
Denormal is not reported for Src2.

Other Exceptions
See Exceptions Type E3.
**VSCALEFPS—Scale Packed Float32 Values With Float32 Values**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 2C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Scale the packed single-precision floating-point values in xmm2 using values from xmm3/m128/m32bcst. Under writemask k1.</td>
</tr>
<tr>
<td>VSCALEFPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 2C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Scale the packed single-precision values in ymm2 using floating point values from ymm3/m256/m32bcst. Under writemask k1.</td>
</tr>
<tr>
<td>VSCALEFPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td></td>
<td></td>
<td>AVX512F</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 2C /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Scale the packed single-precision floating-point values in zmm2 using floating-point values from zmm3/m512/m32bcst. Under writemask k1.</td>
</tr>
<tr>
<td>VSCALEFPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a floating-point scale of the packed single-precision floating-point values in the first source operand by multiplying it by 2^power of the float32 values in second source operand.

The equation of this operation is given by:

\[ zmm1 := zmm2 \times 2^{\text{floor}(zmm3)} \]

Floor(zmm3) means maximum integer value \( \leq zmm3 \).

If the result cannot be represented in single precision, then the proper overflow response (for positive scaling operand), or the proper underflow response (for negative scaling operand) is issued. The overflow and underflow responses are dependent on the rounding mode (for IEEE-compliant rounding), as well as on other settings in MXCSR (exception mask bits, FTZ bit), and on the SAE bit.

**EVEX.512 encoded version:** The first source operand is a ZMM register. The second source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register conditionally updated with writemask k1.

**EVEX.256 encoded version:** The first source operand is a YMM register. The second source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 32-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

**EVEX.128 encoded version:** The first source operand is an XMM register. The second source operand is an XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 32-bit memory location. The destination operand is an XMM register, conditionally updated using writemask k1.

Handling of special-case input values are listed in Table 5-30 and Table 5-32.

<table>
<thead>
<tr>
<th>Special Case</th>
<th>Returned value</th>
<th>Faults</th>
</tr>
</thead>
<tbody>
<tr>
<td>(</td>
<td>\text{result}</td>
<td>&lt; 2^{-149})</td>
</tr>
<tr>
<td>(</td>
<td>\text{result}</td>
<td>\geq 2^{128})</td>
</tr>
</tbody>
</table>
Operation
SCALE(SRC1, SRC2)
{ ; Check for denormal operands
  TMP_SRC2 ← SRC2
  TMP_SRC1 ← SRC1
  IF (SRC2 is denormal AND MXCSR.DAZ) THEN TMP_SRC2=0
  IF (SRC1 is denormal AND MXCSR.DAZ) THEN TMP_SRC1=0
  /* SRC2 is a 32 bits floating-point value */
  DEST[31:0] ← TMP_SRC1[31:0] * POW(2, Floor(TMP_SRC2[31:0]))
}

VSACLEFPS (EVEX encoded versions)
(KL, VL) = (4, 128), (8, 256), (16, 512)
IF (VL = 512) AND (EVEX.b = 1) AND (SRC2 *is register*)
  THEN
    SET_RM(EVEX.RC);
  ELSE
    SET_RM(MXCSR.RM);
  FI;
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC2 *is memory*)
      THEN DEST[i+31:i] ← SCALE(SRC1[i+31:i], SRC2[31:0]);
    ELSE DEST[i+31:i] ← SCALE(SRC1[i+31:i], SRC2[i+31:i]);
    FI;
  ELSE
    IF *merging-masking* ; merging-masking
      THEN *DEST[i+31:i] remains unchanged*
    ELSE ; zeroing-masking
      DEST[i+31:i] ← 0
    FI;
  FI;
ENDFOR
DEST[MAX_VL-1:VL] ← 0;

Intel C/C++ Compiler Intrinsic Equivalent
VSACLEFPS _m512 _mm512_scalef_round_ps(__m512 a, __m512 b, int);
VSACLEFPS _m512 _mm512_mask_scalef_round_ps(__m512 s, __m128 k, __m512 a, __m512 b, int);
VSACLEFPS _m512 _mm512_maskz_scalef_round_ps(__m128 k, __m512 a, __m512 b, int);
VSACLEFPS _m256 _mm256_scalef_round_ps(__m256 a, __m256 b, int);
VSACLEFPS _m256 _mm256_mask_scalef_round_ps(__m512 s, __mmask8 k, __m256 a, __m256 b, int);
VSACLEFPS _m256 _mm256_maskz_scalef_round_ps(__mmask8 k, __m256 a, __m256 b, int);
VSACLEFPS _m128 _mm128_scalef_round_ps(__m128 a, __m128 b, int);
VSACLEFPS _m128 _mm128_mask_scalef_round_ps(__m128 s, __mmask8 k, __m128 a, __m128 b, int);
VSACLEFPS _m128 _mm128_maskz_scalef_round_ps(__mmask8 k, __m128 a, __m128 b, int);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal (for Src1).
Denormal is not reported for Src2.

Other Exceptions
See Exceptions Type E2.
**VSacleFSS—Scale Scalar Float32 Value With Float32 Value**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W0 2D /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Scale the scalar single-precision floating-point value in xmm2 using floating-point value from xmm3/m32. Under writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a floating-point scale of the scalar single-precision floating-point value in the first source operand by multiplying it by 2 power of the float32 value in second source operand.

The equation of this operation is given by:

\[ xmm1 := xmm2 \times 2^{\text{floor}(xmm3)}. \]

Floor(xmm3) means maximum integer value \( \leq \) xmm3.

If the result cannot be represented in single precision, then the proper overflow response (for positive scaling operand), or the proper underflow response (for negative scaling operand) is issued. The overflow and underflow responses are dependent on the rounding mode (for IEEE-compliant rounding), as well as on other settings in MXCSR (exception mask bits, FTZ bit), and on the SAE bit.

**EVEX encoded version:** The first source operand is an XMM register. The second source operand is an XMM register or a memory location. The destination operand is an XMM register conditionally updated with writemask k1.

Handling of special-case input values are listed in Table 5-30 and Table 5-32.

**Operation**

```c
SCALE(SRC1, SRC2)
{
    ; Check for denormal operands
    TMP_SRC2 ← SRC2
    TMP_SRC1 ← SRC1
    IF (SRC2 is denormal AND MXCSR.DAZ) THEN TMP_SRC2=0
    IF (SRC1 is denormal AND MXCSR.DAZ) THEN TMP_SRC1=0
    /* SRC2 is a 32 bits floating-point value */
    DEST[31:0] ← TMP_SRC1[31:0] * POW(2, Floor(TMP_SRC2[31:0]))
}
```

VSacleFSS (EVEX encoded version)

IF (EVEX.b= 1) and SRC2 *is a register*

THEN

```
    SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
```

FI;

IF k1[0] OR *no writemask**

THEN DEST[31:0] ← SCALE(SRC1[31:0], SRC2[31:0])

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[31:0] remains unchanged*
ELSE ; zeroing-masking
    DEST[31:0] ← 0
FI

DEST[MAX_VL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VSCALEFSS __m128_mm_scalef_round_ss(__m128 a, __m128 b, int);
VSCALEFSS __m128_mm_mask_scalef_round_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, int);
VSCALEFSS __m128_mm_maskz_scalef_round_ss(__mmask8 k, __m128 a, __m128 b, int);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal (for Src1).
Denormal is not reported for Src2.

Other Exceptions
See Exceptions Type E3.
VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter Packed Single, Packed Double with Signed Dword and Qword Indices

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 A2 /vsib VSCATTERDPS vm32x {k1}, xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, scatter single-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 A2 /vsib VSCATTERDPS vm32y {k1}, ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, scatter single-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 A2 /vsib VSCATTERDPS vm32z {k1}, zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, scatter single-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 A2 /vsib VSCATTERDPD vm32x {k1}, xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, scatter double-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 A2 /vsib VSCATTERDPD vm32y {k1}, ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed dword indices, scatter double-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 A2 /vsib VSCATTERDPD vm32z {k1}, zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed dword indices, scatter double-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 A3 /vsib VSCATTERQPS vm64x {k1}, xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, scatter single-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 A3 /vsib VSCATTERQPS vm64y {k1}, ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, scatter single-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 A3 /vsib VSCATTERQPS vm64z {k1}, zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, scatter single-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 A3 /vsib VSCATTERQPD vm64x {k1}, xmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, scatter double-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 A3 /vsib VSCATTERQPD vm64y {k1}, ymm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Using signed qword indices, scatter double-precision floating-point values to memory using writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 A3 /vsib VSCATTERQPD vm64z {k1}, zmm1</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Using signed qword indices, scatter double-precision floating-point values to memory using writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Stores up to 16 elements (or 8 elements) in doubleword/quadword vector zmm1 to the memory locations pointed by base address BASE_ADDR and index vector VINDEX, with scale SCALE. The elements are specified via the VSIB (i.e., the index register is a vector register, holding packed indices). Elements will only be stored if their corre-
sponding mask bit is one. The entire mask register will be set to zero by this instruction unless it triggers an exception.

This instruction can be suspended by an exception if at least one element is already scattered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask register (k1) are partially updated. If any traps or interrupts are pending from already scattered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

Note that:

• Only writes to overlapping vector indices are guaranteed to be ordered with respect to each other (from LSB to MSB of the source registers). Note that this also include partially overlapping vector indices. Writes that are not overlapped may happen in any order. Memory ordering with other instructions follows the Intel-64 memory ordering model. Note that this does not account for non-overlapping indices that map into the same physical address locations.

• If two or more destination indices completely overlap, the “earlier” write(s) may be skipped.

• Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.

• Elements may be scattered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.

• This instruction does not perform AC checks, and so will never deliver an AC fault.

• Not valid with 16-bit effective addresses. Will deliver a #UD fault.

• If this instruction overwrites itself and then takes a fault, only a subset of elements may be completed before the fault is delivered (as described above). If the fault handler completes and attempts to re-execute this instruction, the new instruction will be executed, and the scatter will not complete.

Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if ModRM.rm is different than 100b.

This instruction has special disp8*N and alignment rules. N is considered to be the size of a single vector element. The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.

The instruction will #UD fault if the k0 mask register is specified

**Operation**

BASE_ADDR stands for the memory operand base address (a GPR); may not exist

VINDEX stands for the memory operand vector of indices (a ZMM register)

SCALE stands for the memory operand scalar (1, 2, 4 or 8)

DISP is the optional 1, 2 or 4 byte displacement
VSCATTERDPS (EVEX encoded versions)
(KL, VL)= (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask*
        THEN MEM[BASE_ADDR +SignExtend(VINDEX[i+31:i]) * SCALE + DISP] ← SRC[i+31:i]
        k1[j] ← 0
    FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0

VSCATTERDPD (EVEX encoded versions)
(KL, VL)= (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    k ← j * 32
    IF k1[j] OR *no writemask*
        THEN MEM[BASE_ADDR +SignExtend(VINDEX[k+31:k]) * SCALE + DISP] ← SRC[i+63:i]
        k1[j] ← 0
    FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0

VSCATTERQPS (EVEX encoded versions)
(KL, VL)= (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 32
    k ← j * 64
    IF k1[j] OR *no writemask*
        THEN MEM[BASE_ADDR + (VINDEX[k+63:k]) * SCALE + DISP] ← SRC[i+31:i]
        k1[j] ← 0
    FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0

VSCATTERQPD (EVEX encoded versions)
(KL, VL)= (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
    i ← j * 64
    IF k1[j] OR *no writemask*
        THEN MEM[BASE_ADDR + (VINDEX[i+63:i]) * SCALE + DISP] ← SRC[i+63:i]
        k1[j] ← 0
    FI;
ENDFOR
k1[MAX_KL-1:KL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VSCATTERDPD void _mm512_i32scatter_pd(void * base, __m256i vdx, __m512d a, int scale);
VSCATTERDPD void _mm512_mask_i32scatter_pd(void * base, __mmask8 k, __m256i vdx, __m512d a, int scale);
VSCATTERDPD void _mm512_mask_i32scatter_ps(void * base, __mmask16 k, __m512i vdx, __m512 a, int scale);
VSCATTERQPD void _mm512_i64scatter_pd(void * base, __m512i vdx, __m512d a, int scale);
VSCATTERQPD void _mm512_mask_i64scatter_pd(void * base, __mmask8 k, __m512i vdx, __m512d a, int scale);
VSCATTERQPS void _mm512_i32scatter_ps(void * base, __m525i vdx, __m512 a, int scale);
VSCATTERQPS void _mm512_mask_i32scatter_ps(void * base, __mmask8 k, __m512i vdx, __m512 a, int scale);
VSCATTERQPS void _mm512_i64scatter_ps(void * base, __m512i vdx, __m512 a, int scale);
VSCATTERQPS void _mm512_mask_i64scatter_ps(void * base, __mmask8 k, __m512i vdx, __m512 a, int scale);
VSCATTERDPD void _mm256_i32scatter_pd(void * base, __m128i vdx, __m256d a, int scale);
VSCATTERDPD void _mm256_mask_i32scatter_pd(void * base, __mmask8 k, __m128i vdx, __m256d a, int scale);
VSCATTERDPD void _mm256_mask_i32scatter_ps(void * base, __mmask8 k, __m128i vdx, __m256 a, int scale);
VSCATTERQPD void _mm256_i64scatter_pd(void * base, __m512i vdx, __m256d a, int scale);
VSCATTERQPD void _mm256_mask_i64scatter_pd(void * base, __mmask8 k, __m512i vdx, __m256d a, int scale);
VSCATTERQPS void _mm256_i32scatter_ps(void * base, __m256i vdx, __m256 a, int scale);
VSCATTERQPS void _mm256_mask_i32scatter_ps(void * base, __mmask8 k, __m256i vdx, __m256 a, int scale);
VSCATTERQPS void _mm256_i64scatter_ps(void * base, __m256i vdx, __m256 a, int scale);
VSCATTERQPS void _mm256_mask_i64scatter_ps(void * base, __mmask8 k, __m256i vdx, __m256 a, int scale);
VSCATTERDPD void _mm_i32scatter_pd(void * base, __m128i vdx, __m128d a, int scale);
VSCATTERDPD void _mm_mask_i32scatter_pd(void * base, __mmask8 k, __m128i vdx, __m128d a, int scale);
VSCATTERDPD void _mm_mask_i32scatter_ps(void * base, __mmask8 k, __m128i vdx, __m128d a, int scale);
VSCATTERQPD void _mm_i64scatter_pd(void * base, __m128i vdx, __m128d a, int scale);
VSCATTERQPD void _mm_mask_i64scatter_pd(void * base, __mmask8 k, __m128i vdx, __m128d a, int scale);
VSCATTERQPS void _mm_i64scatter_ps(void * base, __m128i vdx, __m128 a, int scale);
VSCATTERQPS void _mm_mask_i64scatter_ps(void * base, __mmask8 k, __m128i vdx, __m128 a, int scale);

SIMD Floating-Point Exceptions
Invalid, Overflow, Underflow, Precision, Denormal

Other Exceptions
See Exceptions Type E12.
SUBPD—Subtract Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 5C /r SUBPD xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Subtract packed double-precision floating-point values in xmm2/mem from xmm1 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 5C /r VSUBPD xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed double-precision floating-point values in xmm3/mem from xmm2 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 5C /r VSUBPD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed double-precision floating-point values in ymm3/mem from ymm2 and store result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 5C /r VSUBPD xmm1 {k1}[z], xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed double-precision floating-point values from xmm3/m128/m64bcst to xmm2 and store result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 5C /r VSUBPD ymm1 {k1}[z], ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed double-precision floating-point values from ymm3/m256/m64bcst to ymm2 and store result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 5C /r VSUBPD zmm1 {k1}[z], zmm2, zmm3/m512/m64bcst[er]</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Subtract packed double-precision floating-point values from zmm3/m512/m64bcst to zmm2 and store result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD subtract of the two, four or eight packed double-precision floating-point values of the second Source operand from the first Source operand, and stores the packed double-precision floating-point results in the destination operand.

VEX.128 and EVEX.128 encoded versions: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 and EVEX.256 encoded versions: The second source operand is an YMM register or an 256-bit memory location. The first source operand and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX.512 encoded version: The second source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The first source operand and destination operands are ZMM registers. The destination operand is conditionally updated according to the writemask.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper Bits (MAX_VL-1:128) of the corresponding register destination are unmodified.
**Operation**

**VSUBPD (EVEX encoded versions) when src2 operand is a vector register**

$(KL, VL) = (2, 128), (4, 256), (8, 512)$

If $(VL = 512)$ AND $(EVEX.b = 1)$

THEN

SET_RM(EVEX.RC);

ELSE

SET_RM(MXCSR.RM);

FI;

FOR $j \leftarrow 0$ TO $KL-1$

\[ i \leftarrow j \times 64 \]

IF $k1[j]$ OR *no writemask* THEN

THEN $DEST[i+63:i] \leftarrow SRC1[i+63:i] - SRC2[i+63:i]$

ELSE

IF *merging-masking* ; merging-masking

THEN $DEST[63:0]$ remains unchanged*

ELSE ; zeroing-masking

\[ DEST[63:0] \leftarrow 0 \]

FI;

FI;

ENDFOR

\[ DEST[\text{MAX}_V L-1:VL] \leftarrow 0 \]

**VSUBPD (EVEX encoded versions) when src2 operand is a memory source**

$(KL, VL) = (2, 128), (4, 256), (8, 512)$

FOR $j \leftarrow 0$ TO $KL-1$

\[ i \leftarrow j \times 64 \]

IF $k1[j]$ OR *no writemask* THEN

IF $(EVEX.b = 1)$

THEN $DEST[i+63:i] \leftarrow SRC1[i+63:i] - SRC2[63:0]$

ELSE $EST[i+63:i] \leftarrow SRC1[i+63:i] - SRC2[i+63:i]$

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN $DEST[63:0]$ remains unchanged*

ELSE ; zeroing-masking

\[ DEST[63:0] \leftarrow 0 \]

FI;

FI;

ENDFOR

\[ DEST[\text{MAX}_V L-1:VL] \leftarrow 0 \]

**VSUBPD (VEX.256 encoded version)**

\[ DEST[63:0] \leftarrow SRC1[63:0] - SRC2[63:0] \]

\[ DEST[127:64] \leftarrow SRC1[127:64] - SRC2[127:64] \]


\[ DEST[\text{MAX}_V L-1:256] \leftarrow 0 \]
VSUBPD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0] - SRC2[63:0]
DEST[127:64] ← SRC1[127:64] - SRC2[127:64]
DEST[MAX_VL-1:128] ← 0

SUBPD (128-bit Legacy SSE version)
DEST[63:0] ← DEST[63:0] - SRC[63:0]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VSUBPD __m512d _mm512_sub_pd (__m512d a, __m512d b);
VSUBPD __m512d _mm512_mask_sub_pd (__m512d s, __mmask8 k, __m512d a, __m512d b);
VSUBPD __m512d _mm512_maskz_sub_pd (__mmask8 k, __m512d a, __m512d b);
VSUBPD __m512d _mm512_sub_round_pd (__m512d a, __m512d b, int);
VSUBPD __m512d _mm512_mask_sub_round_pd (__m512d s, __mmask8 k, __m512d a, __m512d b, int);
VSUBPD __m512d _mm512_maskz_sub_round_pd (__mmask8 k, __m512d a, __m512d b, int);
VSUBPD __m256d _mm256_sub_pd (__m256d a, __m256d b);
VSUBPD __m256d _mm256_mask_sub_pd (__m256d s, __mmask8 k, __m256d a, __m256d b);
VSUBPD __m256d _mm256_maskz_sub_pd (__mmask8 k, __m256d a, __m256d b);
SUBPD __m128d _mm_sub_pd (__m128d a, __m128d b);
VSUBPD __m128d _mm_mask_sub_pd (__m128d s, __mmask8 k, __m128d a, __m128d b);
VSUBPD __m128d _mm_maskz_sub_pd (__mmask8 k, __m128d a, __m128d b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
SUBPS—Subtract Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 5C /r SUBPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Subtract packed single-precision floating-point values in xmm2/mem from xmm1 and store result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 5C /r VSUBPS xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed single-precision floating-point values in xmm3/mem from xmm2 and stores result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG 5C /r VSUBPS ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract packed single-precision floating-point values in ymm3/mem from ymm2 and stores result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 5C /r VSUBPS xmm1 {k1}{z}. xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed single-precision floating-point values from xmm3/m128/m32bcst to xmm2 and stores result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 5C /r VSUBPS ymm1 {k1}{z}. ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Subtract packed single-precision floating-point values from ymm3/m256/m32bcst to ymm2 and stores result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 5C /r VSUBPS zmm1 {k1}{z}. zmm2, zmm3/m512/m32bcst{er}</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Subtract packed single-precision floating-point values in zmm3/m512/m32bcst from zmm2 and stores result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD subtract of the packed single-precision floating-point values in the second Source operand from the First Source operand, and stores the packed single-precision floating-point results in the destination operand.

VEX.128 and EVEX.128 encoded versions: The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (MAX_VL-1:128) of the corresponding destination register are zeroed.

VEX.256 and EVEX.256 encoded versions: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers. Bits (MAX_VL-1:256) of the corresponding destination register are zeroed.

EVEX.512 encoded version: The second source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 32-bit memory location. The first source operand and destination operands are ZMM registers. The destination operand is conditionally updated according to the writemask.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper Bits (MAX_VL-1:128) of the corresponding register destination are unmodified.
Operation

**VSUBPS (EVEX encoded versions) when src2 operand is a vector register**

(KL, VL) = (4, 128), (8, 256), (16, 512)

IF (VL = 512) AND (EVEX.b = 1)
   THEN
      SET_RM(EVEX.RC);
   ELSE
      SET_RM(MXCSR.RM);
   FI;

FOR j ← 0 TO KL-1
   i ← j * 32
   IF k1[j] OR *no writemask* THEN
      THEN DEST[i+31:i] ← SRC1[i+31:i] - SRC2[i+31:i]
   ELSE
      IF *merging-masking* THEN *DEST[31:0] remains unchanged* ELSE ; zeroing-masking
         DEST[31:0] ← 0
      FI;
   FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**VSUBPS (EVEX encoded versions) when src2 operand is a memory source**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
   i ← j * 32
   IF k1[j] OR *no writemask* THEN
      IF (EVEX.b = 1)
         THEN DEST[i+31:i] ← SRC1[i+31:i] - SRC2[31:0];
      ELSE  DEST[i+31:i] ← SRC1[i+31:i] - SRC2[i+31:i];
      FI;
   ELSE
      IF *merging-masking* THEN *DEST[31:0] remains unchanged* ELSE ; zeroing-masking
         DEST[31:0] ← 0
      FI;
   FI;
ENDFOR;
DEST[MAX_VL-1:VL] ← 0

**VSUBPS (VEX.256 encoded version)**

DEST[31:0] ← SRC1[31:0] - SRC2[31:0]
DEST[95:64] ← SRC1[95:64] - SRC2[95:64]
DEST[MAX_VL-1:256] ← 0
VSUBPS (VEX.128 encoded version)
DEST[31:0] ← SRC1[31:0] - SRC2[31:0]
DEST[95:64] ← SRC1[95:64] - SRC2[95:64]
DEST[MAX_VL-1:128] ← 0

SUBPS (128-bit Legacy SSE version)
DEST[31:0] ← SRC1[31:0] - SRC2[31:0]
DEST[95:64] ← SRC1[95:64] - SRC2[95:95]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VSUBPS __m512 _mm512_sub_ps (__m512 a, __m512 b);
VSUBPS __m512 __mm512_masksub_ps (__m512 s, __mmask16 k, __m512 a, __m512 b);
VSUBPS __m512 __mm512_maskzsub_ps (__mmask16 k, __m512 a, __m512 b);
VSUBPS __m512 __mm512_subround_ps (__m512 a, __m512 b, int);
VSUBPS __m512 __mm512_mask_sub_round_ps (__m512 s, __mmask16 k, __m512 a, __m512 b, int);
VSUBPS __m512 __mm512_maskz_sub_round_ps (__mmask16 k, __m512 a, __m512 b, int);
VSUBPS __m256 __mm256_sub_ps (__m256 a, __m256 b);
VSUBPS __m256 __mm256_mask_sub_ps (__m256 s, __mmask8 k, __m256 a, __m256 b);
VSUBPS __m256 __mm256_maskz_sub_ps (__mmask16 k, __m256 a, __m256 b);
SUBPS __m128 __mm_sub_ps (__m128 a, __m128 b);
VSUBPS __m128 __mm_mask_sub_ps (__m128 s, __mmask8 k, __m128 a, __m128 b);
VSUBPS __m128 __mm_maskz_sub_ps (__mmask16 k, __m128 a, __m128 b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 2.
EVEX-encoded instructions, see Exceptions Type E2.
SUBSD—Subtract Scalar Double-Precision Floating-Point Value

**Opcode/Instruction** | **Op/En** | **64/32 bit Mode Support** | **CPUID Feature Flag** | **Description**
--- | --- | --- | --- | ---
F2 0F 5C /r | RM | V/V | SSE2 | Subtract the low double-precision floating-point value in xmm2/m64 from xmm1 and store the result in xmm1.

VEX.NDS.128.F2.0F:WIG 5C /r | RVM | V/V | AVX | Subtract the low double-precision floating-point value in xmm3/m64 from xmm2 and store the result in xmm1.

EVEX.NDS.LIG.F2.0F:W1 5C /r | T1S | V/V | AVX512F | Subtract the low double-precision floating-point value in xmm3/m64 from xmm2 and store the result in xmm1 under writemask k1.

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Subtract the low double-precision floating-point value in the second source operand from the first source operand and stores the double-precision floating-point result in the low quadword of the destination operand.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAX_VL-1:64) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded versions: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low quadword element of the destination operand is updated according to the writemask.

Software should ensure VSUBSD is encoded with VEX.L=0. Encoding VSUBSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.
Operation

VSUBSD (EVEX encoded version)
IF (SRC2 *is register*) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN DEST[63:0] ← SRC1[63:0] - SRC2[63:0]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[63:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[63:0] ← 0
            FI;
    FI;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

VSUBSD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0] - SRC2[63:0]
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0

SUBSD (128-bit Legacy SSE version)
DEST[63:0] ← DEST[63:0] - SRC[63:0]
DEST[MAX_VL-1:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VSUBSD __m128d _mm_mask_sub_sd (__m128d s, __mmask8 k, __m128d a, __m128d b);
VSUBSD __m128d _mm_maskz_sub_sd (__mmask8 k, __m128d a, __m128d b);
VSUBSD __m128d _mm_sub_round_sd (__m128d a, __m128d b, int);
VSUBSD __m128d _mm_mask_sub_round_sd (__m128d s, __mmask8 k, __m128d a, __m128d b, int);
VSUBSD __m128d _mm_maskz_sub_round_sd (__mmask8 k, __m128d a, __m128d b, int);
SUBSD __m128d _mm_sub_sd (__m128d a, __m128d b);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
SUBSS—Subtract Scalar Single-Precision Floating-Point Value

### Description
Subtract the low single-precision floating-point value from the second source operand and the first source operand and store the double-precision floating-point result in the low doubleword of the destination operand.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAX_VL-1:32) of the corresponding destination register remain unchanged.

VEX.128 and EVEX encoded versions: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (MAX_VL-1:128) of the destination register are zeroed.

EVEX encoded version: The low doubleword element of the destination operand is updated according to the writemask.

Software should ensure VSUBSS is encoded with VEX.L=0. Encoding VSUBSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Opcode/Instruction

<table>
<thead>
<tr>
<th>Opcode/En</th>
<th>Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 5C /r</td>
<td>SUBSS xmm1, xmm2/m32</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Subtract the low single-precision floating-point value in xmm2/m32 from xmm1 and store the result in xmm1.</td>
</tr>
<tr>
<td>VEX.NDS.128.F3.0F:WIG 5C /r</td>
<td>VSUBSS xmm1,xmm2, xmm3/m32</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Subtract the low single-precision floating-point value in xmm3/m32 from xmm2 and store the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.LIG.F3.0F:W0 5C /r</td>
<td>VSUBSS xmm1 (k1){er}, xmm2, xmm3/m32{er}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Subtract the low single-precision floating-point value in xmm3/m32 from xmm2 and store the result in xmm1 under writemask k1.</td>
</tr>
</tbody>
</table>
Operation

**VSUBSS (EVEX encoded version)**

IF (SRC2 *is register*) AND (EVEX.b = 1)
    THEN
        SET_RM(EVEX.RC);
    ELSE
        SET_RM(MXCSR.RM);
    FI;
IF k1[0] or *no writemask*
    THEN  DEST[31:0] ← SRC1[31:0] - SRC2[31:0]
    ELSE
        IF *merging-masking* ; merging-masking
            THEN *DEST[31:0] remains unchanged*
            ELSE ; zeroing-masking
                THEN DEST[31:0] ← 0
        FI;
    FI;
DEST[MAX_VL-1:128] ← 0

**VSUBSS (VEX.128 encoded version)**

DEST[31:0] ← SRC1[31:0] - SRC2[31:0]
DEST[MAX_VL-1:128] ← 0

**SUBSS (128-bit Legacy SSE version)**

DEST[31:0] ← DEST[31:0] - SRC[31:0]
DEST[MAX_VL-1:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VSUBSS __m128 _mm_mask_sub_ss (__m128 s, __mmask8 k, __m128 a, __m128 b);
VSUBSS __m128 _mm_maskz_sub_ss (__mmask8 k, __m128 a, __m128 b);
VSUBSS __m128 _mm_sub_round_ss (__m128 a, __m128 b, int);
VSUBSS __m128 _mm_mask_sub_round_ss (__m128 s, __mmask8 k, __m128 a, __m128 b, int);
VSUBSS __m128 _mm_maskz_sub_round_ss (__mmask8 k, __m128 a, __m128 b, int);
SUBSS __m128 _mm_sub_ss (__m128 a, __m128 b);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions

VEX-encoded instructions, see Exceptions Type 3.
EVEX-encoded instructions, see Exceptions Type E3.
**UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 2E /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>UCOMISD xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.66.0F.WIG 2E /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VUCOMISD xmm1, xmm2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.66.0F.W1 2E /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare low double-precision floating-point values in xmm1 and xmm2/m64 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VUCOMISD xmm1, xmm2/m64{sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs an unordered compare of the double-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 64 bit memory location.

The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN. The COMISD instruction signals an invalid numeric exception only if a source operand is either an SNaN or a QNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISD is encoded with VEX.L=0. Encoding VCOMISD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation**

**(V)UCOMISD (all versions)**

RESULT ← UnorderedCompare(DEST[63:0] <> SRC[63:0])

(* Set EFLAGS *) CASE (RESULT) OF

  UNORDERED: ZF,PF,CF ← 111;
  GREATER_THAN: ZF,PF,CF ← 000;
  LESS_THAN: ZF,PF,CF ← 001;
  EQUAL: ZF,PF,CF ← 100;

ESAC;

OF, AF, SF ← 0;
Intel C/C++ Compiler Intrinsic Equivalent

VUCOMISD int _mm_comi_round_sd(__m128d a, __m128d b, int imm, int sae);
UCOMISD int _mm_ucomieq_sd(__m128d a, __m128d b)
UCOMISD int _mm_ucomilt_sd(__m128d a, __m128d b)
UCOMISD int _mm_ucomile_sd(__m128d a, __m128d b)
UCOMISD int _mm_ucomigt_sd(__m128d a, __m128d b)
UCOMISD int _mm_ucomige_sd(__m128d a, __m128d b)
UCOMISD int _mm_ucomineq_sd(__m128d a, __m128d b)

SIMD Floating-Point Exceptions
Invalid (if SNaN operands), Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instructions, see Exceptions Type E3NF.
**UCOMISS—Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF 2E/r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>UCOMISS xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.128.0F:WIG 2E/r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VUCOMISS xmm1, xmm2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.LIG.0F:W0 2E/r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.</td>
</tr>
<tr>
<td>VUCOMISS xmm1, xmm2/m32{sa}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**InstructionOperand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM/reg (r)</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>T1S</td>
<td>ModRM/reg (w)</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Compares the single-precision floating-point values in the low doublewords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 32 bit memory location.

The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (#I) only if a source operand is an SNaN. The COMISS instruction signals an invalid numeric exception when a source operand is either a QNaN or SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISS is encoded with VEX.L=0. Encoding VCOMISS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation**

**(V)UCOMISS (all versions)**

```c
RESULT ← UnorderedCompare(DEST[31:0] ↔ SRC[31:0])
(* Set EFLAGS *) CASE (RESULT) OF
    UNORDERED: ZF,PF,CF ← 111;
    GREATER_THAN: ZF,PF,CF ← 000;
    LESS_THAN: ZF,PF,CF ← 001;
    EQUAL: ZF,PF,CF ← 100;
ESAC;
OF, AF, SF ← 0;
```
Intel C/C++ Compiler Intrinsic Equivalent

VUCOMISS  int _mm_comi_round_ss(__m128 a, __m128 b, int imm, int sae);
UCOMISS  int _mm_ucomieq_ss(__m128 a, __m128 b);
UCOMISS  int _mm_ucomilt_ss(__m128 a, __m128 b);
UCOMISS  int _mm_ucomile_ss(__m128 a, __m128 b);
UCOMISS  int _mm_ucomigt_ss(__m128 a, __m128 b);
UCOMISS  int _mm_ucomige_ss(__m128 a, __m128 b);
UCOMISS  int _mm_ucomineq_ss(__m128 a, __m128 b);

SIMD Floating-Point Exceptions
Invalid (if SNaN Operands), Denormal

Other Exceptions
VEX-encoded instructions, see Exceptions Type 3; additionally
#UD If VEX.vvvv != 1111B.
EVEX-encoded instructions, see Exceptions Type E3NF.
UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 15 /r R M V/V SSE2</td>
<td>UNPCKHPD xmm1, xmm2/m128</td>
<td></td>
<td></td>
<td>Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F:WIG R V/V AVX</td>
<td>VUNPCKHPD xmm1,xmm2, xmm3/m128</td>
<td></td>
<td></td>
<td>Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm2 and xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F:WIG R V/V AVX</td>
<td>VUNPCKHPD ymm1,ymm2, ymm3/m256</td>
<td></td>
<td></td>
<td>Unpacks and Interleaves double-precision floating-point values from high quadwords of ymm2 and ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F:W1 F V/V AVX512VL AVX512F</td>
<td>VUNPCKHPD xmm1 (k1)[z], xmm2, xmm3/m128/m64bcst</td>
<td></td>
<td></td>
<td>Unpacks and Interleaves double precision floating-point values from high quadwords of xmm2 and xmm3/m128/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F:W1 F V/V AVX512VL AVX512F</td>
<td>VUNPCKHPD ymm1 (k1)[z], ymm2, ymm3/m256/m64bcst</td>
<td></td>
<td></td>
<td>Unpacks and Interleaves double precision floating-point values from high quadwords of ymm2 and ymm3/m256/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F:W1 F V/V AVX512F</td>
<td>VUNPCKHPD zmm1 (k1)[z], zmm2, zmm3/m512/m64bcst</td>
<td></td>
<td></td>
<td>Unpacks and Interleaves double-precision floating-point values from high quadwords of zmm2 and zmm3/m512/m64bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs an interleaved unpack of the high double-precision floating-point values from the first source operand and the second source operand. See Figure 4-15 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.
EVEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 64-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1. 

EVEX.128 encoded version: The first source operand is a XMM register. The second source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

**Operation**

**VUNPCKHPD (EVEX encoded versions when SRC2 is a register)**

(\(K_L, V_L\)) = (2, 128), (4, 256), (8, 512)

IF \(V_L \geq 128\)

\[\text{TMP\_DEST}[63:0] \leftarrow \text{SRC1}[127:64]\]
\[\text{TMP\_DEST}[127:64] \leftarrow \text{SRC2}[127:64]\]

FI;

IF \(V_L \geq 256\)

\[\text{TMP\_DEST}[191:128] \leftarrow \text{SRC1}[255:192]\]
\[\text{TMP\_DEST}[255:192] \leftarrow \text{SRC2}[255:192]\]

FI;

IF \(V_L \geq 512\)

\[\text{TMP\_DEST}[319:256] \leftarrow \text{SRC1}[383:320]\]
\[\text{TMP\_DEST}[383:320] \leftarrow \text{SRC2}[383:320]\]
\[\text{TMP\_DEST}[447:384] \leftarrow \text{SRC1}[511:448]\]
\[\text{TMP\_DEST}[511:448] \leftarrow \text{SRC2}[511:448]\]

FI;

FOR \(j \leftarrow 0 \) TO \(K_L-1\)

\(i \leftarrow j \times 64\)

IF \(k_1[j]\) OR "*no writemask*"

THEN \(\text{DEST}[i+63:i] \leftarrow \text{TMP\_DEST}[i+63:i]\)

ELSE

IF "*merging-masking*" ; merging-masking

THEN "\*DEST[\(i+63:i\)] remains unchanged*"

ELSE "*zeroing-masking*" ; zeroing-masking

\(\text{DEST}[i+63:i] \leftarrow 0\)

FI

FI;

ENDFOR

\(\text{DEST}[\text{MAX\_VL}-1:VL] \leftarrow 0\)
**VUNPCKHPD (EVEX encoded version when SRC2 is memory)**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR \( j \leftarrow 0 \) TO KL-1
  \( i \leftarrow j \times 64 \)
  IF (EVEX.b = 1)
    \( \text{THEN } \text{TMP}_{-}\text{SRC2}[i+63:i] \leftarrow \text{SRC2}[63:0] \)
    \( \text{ELSE } \text{TMP}_{-}\text{SRC2}[i+63:i] \leftarrow \text{SRC2}[i+63:i] \)
  \( \text{FI;} \)
  ENDFOR;

IF VL >= 128
  \( \text{TMP}_{-}\text{DEST}[63:0] \leftarrow \text{SRC1}[127:64] \)
  \( \text{TMP}_{-}\text{DEST}[127:64] \leftarrow \text{TMP}_{-}\text{SRC2}[127:64] \)
  \( \text{FI;} \)

IF VL >= 256
  \( \text{TMP}_{-}\text{DEST}[191:128] \leftarrow \text{SRC1}[255:192] \)
  \( \text{TMP}_{-}\text{DEST}[255:192] \leftarrow \text{TMP}_{-}\text{SRC2}[255:192] \)
  \( \text{FI;} \)

IF VL >= 512
  \( \text{TMP}_{-}\text{DEST}[319:256] \leftarrow \text{SRC1}[383:320] \)
  \( \text{TMP}_{-}\text{DEST}[383:320] \leftarrow \text{TMP}_{-}\text{SRC2}[383:320] \)
  \( \text{TMP}_{-}\text{DEST}[447:384] \leftarrow \text{SRC1}[511:448] \)
  \( \text{TMP}_{-}\text{DEST}[511:448] \leftarrow \text{TMP}_{-}\text{SRC2}[511:448] \)
  \( \text{FI;} \)

FOR \( j \leftarrow 0 \) TO KL-1
  \( i \leftarrow j \times 64 \)
  IF k1[\( j \)] OR *no writemask*
    \( \text{THEN } \text{DEST}[i+63:i] \leftarrow \text{TMP}_{-}\text{DEST}[i+63:i] \)
    \( \text{ELSE} \)
    \( \text{IF } \text{*merging-masking*} \); merging-masking
    \( \text{THEN } *\text{DEST}[i+63:i] \text{ remains unchanged*} \)
    \( \text{ELSE } \text{*zeroing-masking*} \); zeroing-masking
    \( \text{DEST}[i+63:i] \leftarrow 0 \)
    \( \text{FI} \)
  \( \text{FI} \)
ENDFOR

\( \text{DEST}[^{\text{MAX}_{-}\text{VL}-1}:/\text{VL}] \leftarrow 0 \)

**VUNPCKHPD (VEX.256 encoded version)**

\( \text{DEST}[63:0] \leftarrow \text{SRC1}[127:64] \)
\( \text{DEST}[127:64] \leftarrow \text{SRC2}[127:64] \)
\( \text{DEST}[191:128] \leftarrow \text{SRC1}[255:192] \)
\( \text{DEST}[255:192] \leftarrow \text{SRC2}[255:192] \)
\( \text{DEST}[^{\text{MAX}_{-}\text{VL}-1}:128] \leftarrow 0 \)

**VUNPCKHPD (VEX.128 encoded version)**

\( \text{DEST}[63:0] \leftarrow \text{SRC1}[127:64] \)
\( \text{DEST}[127:64] \leftarrow \text{SRC2}[127:64] \)
\( \text{DEST}[^{\text{MAX}_{-}\text{VL}-1}:128] \leftarrow 0 \)

**UNPCKHPD (128-bit Legacy SSE version)**

\( \text{DEST}[63:0] \leftarrow \text{SRC1}[127:64] \)
\( \text{DEST}[127:64] \leftarrow \text{SRC2}[127:64] \)
\( \text{DEST}[^{\text{MAX}_{-}\text{VL}-1}:128] \leftarrow \) (Unmodified)
Intel C/C++ Compiler Intrinsic Equivalent

VUNPCKHPD__m512d_mm512_unpackhi_pd(__m512d a, __m512d b);
VUNPCKHPD__m512d_mm512_mask_unpackhi_pd(__m512d s, __mmask8 k, __m512d a, __m512d b);
VUNPCKHPD__m512d_mm512_maskz_unpackhi_pd(__mmask8 k, __m512d a, __m512d b);
VUNPCKHPD__m256d_mm256_unpackhi_pd(__m256d a, __m256d b);
VUNPCKHPD__m256d_mm256_mask_unpackhi_pd(__m256d s, __mmask8 k, __m256d a, __m256d b);
VUNPCKHPD__m256d_mm256_maskz_unpackhi_pd(__mmask8 k, __m256d a, __m256d b);
UNPCKHPD__m128d_mm_unpackhi_pd(__m128d a, __m128d b);
VUNPCKHPD__m128d_mm_mask_unpackhi_pd(__m128d s, __mmask8 k, __m128d a, __m128d b);
VUNPCKHPD__m128d_mm_maskz_unpackhi_pd(__mmask8 k, __m128d a, __m128d b);

SIMD Floating-Point Exceptions

None

Other Exceptions

Non-EVEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded instructions, see Exceptions Type E4NF.
UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 15 /r UNPCKHPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F:W1G 15 /r VUNPCKHPS xmm1, xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F:W1G 15 /r VUNPCKHPS ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F:W0 15 /r VUNPCKHPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128/m32bcst and write result to xmm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F:W0 15 /r VUNPCKHPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Unpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256/m32bcst and write result to ymm1 subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F:W0 15 /r VUNPCKHPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Unpacks and Interleaves single-precision floating-point values from high quadwords of zmm2 and zmm3/m512/m32bcst and write result to zmm1 subject to writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs an interleaved unpack of the high single-precision floating-point values from the first source operand and the second source operand.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

VEX.256 encoded version: The second source operand is an YMM register or an 256-bit memory location. The first source operand and destination operands are YMM registers.
EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 32-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

EVEX.128 encoded version: The first source operand is a XMM register. The second source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 32-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

Operation

**VUNPCKHPS (EVEX encoded version when SRC2 is a register)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

If VL >= 128

- TMP_DEST[31:0] ← SRC1[95:64]
- TMP_DEST[63:32] ← SRC2[95:64]
- TMP_DEST[95:64] ← SRC1[127:96]

Ft;

If VL >= 256


Ft;

If VL >= 512

- TMP_DEST[287:256] ← SRC1[351:320]
- TMP_DEST[319:288] ← SRC2[351:320]
- TMP_DEST[415:384] ← SRC1[479:448]
- TMP_DEST[447:416] ← SRC2[479:448]
- TMP_DEST[479:448] ← SRC1[511:480]
- TMP_DEST[511:480] ← SRC2[511:480]

Ft;
FOR \( j \leftarrow 0 \) TO \( KL-1 \)
\( i \leftarrow j \times 32 \)
IF \( k1[j] \) OR *no writemask*
THEN \( \text{DEST}[i+31:i] \leftarrow \text{TMP}_{-}\text{DEST}[i+31:i] \)
ELSE
IF *merging-masking*
THEN *DEST*[i+31:i] remains unchanged*
ELSE *zeroing-masking*
\( \text{DEST}[i+31:i] \leftarrow 0 \)
FI
FI;
ENDFOR
\( \text{DEST}[:\text{MAX}_{-}\text{VL}-1:VL] \leftarrow 0 \)

**VUNPCKHPS (EVEX encoded version when SRC2 is memory)**

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

FOR \( j \leftarrow 0 \) TO \( KL-1 \)
\( i \leftarrow j \times 32 \)
IF \( (\text{EVEX.b} = 1) \)
THEN \( \text{TMP}_{-}\text{SRC2}[i+31:i] \leftarrow \text{SRC2}[31:0] \)
ELSE \( \text{TMP}_{-}\text{SRC2}[i+31:i] \leftarrow \text{SRC2}[i+31:i] \)
FI;
ENDFOR;
IF \( VL \geq 128 \)
\( \text{TMP}_{-}\text{DEST}[31:0] \leftarrow \text{SRC1}[95:64] \)
\( \text{TMP}_{-}\text{DEST}[63:32] \leftarrow \text{TMP}_{-}\text{SRC2}[95:64] \)
\( \text{TMP}_{-}\text{DEST}[95:64] \leftarrow \text{SRC1}[127:96] \)
\( \text{TMP}_{-}\text{DEST}[127:96] \leftarrow \text{TMP}_{-}\text{SRC2}[127:96] \)
FI;
IF \( VL \geq 256 \)
\( \text{TMP}_{-}\text{DEST}[159:128] \leftarrow \text{SRC1}[223:192] \)
\( \text{TMP}_{-}\text{DEST}[191:160] \leftarrow \text{TMP}_{-}\text{SRC2}[223:192] \)
\( \text{TMP}_{-}\text{DEST}[223:192] \leftarrow \text{SRC1}[255:224] \)
\( \text{TMP}_{-}\text{DEST}[255:224] \leftarrow \text{TMP}_{-}\text{SRC2}[255:224] \)
FI;
IF \( VL \geq 512 \)
\( \text{TMP}_{-}\text{DEST}[287:256] \leftarrow \text{SRC1}[351:320] \)
\( \text{TMP}_{-}\text{DEST}[319:288] \leftarrow \text{TMP}_{-}\text{SRC2}[351:320] \)
\( \text{TMP}_{-}\text{DEST}[351:320] \leftarrow \text{SRC1}[383:352] \)
\( \text{TMP}_{-}\text{DEST}[383:352] \leftarrow \text{TMP}_{-}\text{SRC2}[383:352] \)
\( \text{TMP}_{-}\text{DEST}[415:384] \leftarrow \text{SRC1}[479:448] \)
\( \text{TMP}_{-}\text{DEST}[447:416] \leftarrow \text{TMP}_{-}\text{SRC2}[479:448] \)
\( \text{TMP}_{-}\text{DEST}[479:448] \leftarrow \text{SRC1}[511:480] \)
\( \text{TMP}_{-}\text{DEST}[511:480] \leftarrow \text{TMP}_{-}\text{SRC2}[511:480] \)
FI;
ENDFOR
FOR \( j \leftarrow 0 \) TO \( KL-1 \)
\( i \leftarrow j \times 32 \)
IF \( k1[j] \) OR *no writemask*
THEN \( \text{DEST}[i+31:i] \leftarrow \text{TMP}_{-}\text{DEST}[i+31:i] \)
ELSE
IF *merging-masking*
THEN *DEST*[i+31:i] remains unchanged*
ELSE *zeroing-masking*
\( \text{DEST}[i+31:i] \leftarrow 0 \)
FI
FI;
ENDFOR
FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

**VUNPCKHPS (VEX.256 encoded version)**

DEST[31:0] ← SRC1[95:64]
DEST[63:32] ← SRC2[95:64]
DEST[95:64] ← SRC1[127:96]
DEST[127:96] ← SRC2[127:96]
DEST[255:224] ← SRC2[255:224]
DEST[MAX_VL-1:256] ← 0

**VUNPCKHPS (VEX.128 encoded version)**

DEST[31:0] ← SRC1[95:64]
DEST[63:32] ← SRC2[95:64]
DEST[95:64] ← SRC1[127:96]
DEST[127:96] ← SRC2[127:96]
DEST[MAX_VL-1:128] ← 0

**UNPCKHPS (128-bit Legacy SSE version)**

DEST[31:0] ← SRC1[95:64]
DEST[63:32] ← SRC2[95:64]
DEST[95:64] ← SRC1[127:96]
DEST[127:96] ← SRC2[127:96]
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VUNPCKHPS __m512 _mm512_unpackhi_ps(__m512 a, __m512 b);
VUNPCKHPS __m512 __mm512_mask_unpackhi_ps(__m512 s, __mmask16 k, __m512 a, __m512 b);
VUNPCKHPS __m512 __mm512_maskz_unpackhi_ps(__mmask16 k, __m512 a, __m512 b);
VUNPCKHPS __m256 __mm256_unpackhi_ps (__m256 a, __m256 b);
VUNPCKHPS __m256 __mm256_mask_unpackhi_ps(__m256 s, __mmask8 k, __m256 a, __m256 b);
VUNPCKHPS __m256 __mm256_maskz_unpackhi_ps(__mmask8 k, __m256 a, __m256 b);
UNPCKHPS __m128 __mm128_unpackhi_ps (__m128 a, __m128 b);
VUNPCKHPS __m128 __mm128_mask_unpackhi_ps(__m128 s, __mmask8 k, __m128 a, __m128 b);
VUNPCKHPS __m128 __mm128_maskz_unpackhi_ps(__mmask8 k, __m128 a, __m128 b);

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Non-EVEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded instructions, see Exceptions Type E4NF.
UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 14 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Unpacks and Interleaves double-precision floating-point values from low quadwords of xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 14 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves double-precision floating-point values from low quadwords of xmm2 and xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 14 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves double-precision floating-point values from low quadwords of ymm2 and ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 14 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Unpacks and Interleaves double precision floating-point values from low quadwords of xmm2 and xmm3/m128/m64bcst subject to write mask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 14 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Unpacks and Interleaves double precision floating-point values from low quadwords of ymm2 and ymm3/m256/m64bcst subject to write mask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 14 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Unpacks and Interleaves double-precision floating-point values from low quadwords of zmm2 and zmm3/m512/m64bcst subject to write mask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Performs an interleaved unpack of the low double-precision floating-point values from the first source operand and the second source operand.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed. When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.
EVEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 64-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

EVEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 64-bit memory location. The destination operand is an XMM register, conditionally updated using writemask k1.

**Operation**

**VUNPCKLPD (EVEX encoded versions when SRC2 is a register)**

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

IF \(VL \geq 128\)

\[
\begin{align*}
\text{TMP\_DEST}[63:0] & \leftarrow \text{SRC1}[63:0] \\
\text{TMP\_DEST}[127:64] & \leftarrow \text{SRC2}[63:0]
\end{align*}
\]

FI;

IF \(VL \geq 256\)

\[
\begin{align*}
\text{TMP\_DEST}[191:128] & \leftarrow \text{SRC1}[191:128] \\
\text{TMP\_DEST}[255:192] & \leftarrow \text{SRC2}[191:128]
\end{align*}
\]

FI;

IF \(VL \geq 512\)

\[
\begin{align*}
\text{TMP\_DEST}[319:256] & \leftarrow \text{SRC1}[319:256] \\
\text{TMP\_DEST}[383:320] & \leftarrow \text{SRC2}[319:256] \\
\text{TMP\_DEST}[447:384] & \leftarrow \text{SRC1}[447:384] \\
\text{TMP\_DEST}[511:448] & \leftarrow \text{SRC2}[447:384]
\end{align*}
\]

FI;

FOR \(j \leftarrow 0\) TO \(KL-1\)

\[
i \leftarrow j \times 64
\]

IF \(k1[j] \) OR *no writemask*

THEN \(\text{DEST}[i+63:i] \leftarrow \text{TMP\_DEST}[i+63:i]\)

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST*[i+63:i] remains unchanged*

ELSE *zeroing-masking* ; zeroing-masking

\(\text{DEST}[i+63:i] \leftarrow 0\)

FI

FI;

ENDFOR

\(\text{DEST}[\text{MAX\_VL-1:VL}] \leftarrow 0\)

\[\]
VUNPCKLPD (EVEX encoded version when SRC2 is memory)
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF (EVEX.b = 1)
    THEN TMP_SRC2[i+63:i] ← SRC2[63:0]
    ELSE TMP_SRC2[i+63:i] ← SRC2[i+63:i]
  FI;
ENDFOR;
IF VL >= 128
  TMP_DEST[63:0] ← SRC1[63:0]
  TMP_DEST[127:64] ← TMP_SRC2[63:0]
FI;
IF VL >= 256
FI;
IF VL >= 512
  TMP_DEST[319:256] ← SRC1[319:256]
FI;
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j] OR *no writemask*
    THEN DEST[i+63:i] ← TMP_DEST[i+63:i]
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+63:i] ← 0
      FI
    FI
ENDFOR
DEST[MAX_VL-1:VL] ← 0

VUNPCKLPD (VEX.256 encoded version)
DEST[63:0] ← SRC1[63:0]
DEST[127:64] ← SRC2[63:0]
DEST[MAX_VL-1:256] ← 0

VUNPCKLPD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0]
DEST[127:64] ← SRC2[63:0]
DEST[MAX_VL-1:128] ← 0

UNPCKLPD (128-bit Legacy SSE version)
DEST[63:0] ← SRC1[63:0]
DEST[127:64] ← SRC2[63:0]
DEST[MAX_VL-1:128] (Unmodified)
Intel C/C++ Compiler Intrinsic Equivalent
VUNPCKLPD __m512d __mm512_unpacklo_pd( __m512d a, __m512d b);
VUNPCKLPD __m512d __mm512_mask_unpacklo_pd( __m512d s, __mmask8 k, __m512d a, __m512d b);
VUNPCKLPD __m512d __mm512_maskz_unpacklo_pd( __mmask8 k, __m512d a, __m512d b);
VUNPCKLPD __m256d __mm256_unpacklo_pd( __m256d a, __m256d b);
VUNPCKLPD __m256d __mm256_mask_unpacklo_pd( __m256d s, __mmask8 k, __m256d a, __m256d b);
VUNPCKLPD __m256d __mm256_maskz_unpacklo_pd( __mmask8 k, __m256d a, __m256d b);
VUNPCKLPD __m128d __mm128_unpacklo_pd( __m128d a, __m128d b);
VUNPCKLPD __m128d __mm128_mask_unpacklo_pd( __m128d s, __mmask8 k, __m128d a, __m128d b);
VUNPCKLPD __m128d __mm128_maskz_unpacklo_pd( __mmask8 k, __m128d a, __m128d b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded instructions, see Exceptions Type E4NF.
# UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 14 /r UNPCKLPS xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 14 /r VUNPCKLPS xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm2 and xmm3/m128.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG 14 /r VUNPCKLPS ymm1,ymm2,ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves single-precision floating-point values from low quadwords of ymm2 and ymm3/m256.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 14 /r VUNPCKLPS xmm1 [k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm2 and xmm3/mem and write result to xmm1 subject to write mask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 14 /r VUNPCKLPS ymm1 [k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Unpacks and Interleaves single-precision floating-point values from low quadwords of ymm2 and ymm3/mem and write result to ymm1 subject to write mask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 14 /r VUNPCKLPS zmm1 [k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Unpacks and Interleaves single-precision floating-point values from low quadwords of zmm2 and zmm3/m512/m32bcst and write result to zmm1 subject to write mask k1.</td>
</tr>
</tbody>
</table>

## Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

## Description

Performs an interleaved unpack of the low single-precision floating-point values from the first source operand and the second source operand.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 32-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.

EVEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 32-bit memory location. The destination operand is an XMM register, conditionally updated using writemask k1.

Operation

VUNPCKLPS (EVEX encoded version when SRC2 is a ZMM register)

\((KL, VL) = (4, 128), (8, 256), (16, 512)\)

IF \(VL \geq 128\)

\[
\begin{align*}
\text{TMP\_DEST}[31:0] &\leftarrow \text{SRC1}[31:0] \\
\text{TMP\_DEST}[63:32] &\leftarrow \text{SRC2}[31:0] \\
\text{TMP\_DEST}[95:64] &\leftarrow \text{SRC1}[63:32] \\
\text{TMP\_DEST}[127:96] &\leftarrow \text{SRC2}[63:32]
\end{align*}
\]

FI;

IF \(VL \geq 256\)

\[
\begin{align*}
\text{TMP\_DEST}[159:128] &\leftarrow \text{SRC1}[159:128] \\
\text{TMP\_DEST}[191:160] &\leftarrow \text{SRC2}[159:128] \\
\text{TMP\_DEST}[223:192] &\leftarrow \text{SRC1}[191:160] \\
\text{TMP\_DEST}[255:224] &\leftarrow \text{SRC2}[191:160]
\end{align*}
\]

FI;

IF \(VL \geq 512\)

\[
\begin{align*}
\text{TMP\_DEST}[287:256] &\leftarrow \text{SRC1}[287:256] \\
\text{TMP\_DEST}[319:288] &\leftarrow \text{SRC2}[287:256] \\
\text{TMP\_DEST}[351:320] &\leftarrow \text{SRC1}[319:288] \\
\text{TMP\_DEST}[383:352] &\leftarrow \text{SRC2}[319:288] \\
\text{TMP\_DEST}[415:384] &\leftarrow \text{SRC1}[415:384] \\
\text{TMP\_DEST}[447:416] &\leftarrow \text{SRC2}[415:384] \\
\text{TMP\_DEST}[479:448] &\leftarrow \text{SRC1}[447:416] \\
\text{TMP\_DEST}[511:480] &\leftarrow \text{SRC2}[447:416]
\end{align*}
\]

FI;

FOR \(j \leftarrow 0\) TO \(KL-1\)

\[
i \leftarrow j * 32
\]
IF \( k_1[j] \) OR *no writemask*
THEN \( \text{DEST}[i+31:i] \leftarrow \text{TMP}_\text{DEST}[i+31:i] \)
ELSE
  IF *merging-masking* ; merging-masking
  THEN *\( \text{DEST}[i+31:i] \) remains unchanged*
  ELSE *zeroing-masking* ; zeroing-masking
  \( \text{DEST}[i+31:i] \leftarrow 0 \)
FI
FI;
ENDFOR
\( \text{DEST}[\text{MAX}_\text{VL}-1:VL] \leftarrow 0 \)

\text{VUNPCKLPS (EVEX encoded version when SRC2 is memory)}
\((KL, VL) = (4, 128), (8, 256), (16, 512)\)
FOR \( j \leftarrow 0 \) TO \( KL-1 \)
  \( i \leftarrow j \times 31 \)
  IF (EVEX.b = 1)
    THEN \( \text{TMP}_\text{SRC2}[i+31:i] \leftarrow \text{SRC2}[31:0] \)
    ELSE \( \text{TMP}_\text{SRC2}[i+31:i] \leftarrow \text{SRC2}[i+31:i] \)
  FI;
ENDFOR;
IF \( VL \geq 128 \)
  THEN \( \text{TMP}_\text{DEST}[31:0] \leftarrow \text{SRC1}[31:0] \)
  \( \text{TMP}_\text{DEST}[63:32] \leftarrow \text{TMP}_\text{SRC2}[31:0] \)
  \( \text{TMP}_\text{DEST}[95:64] \leftarrow \text{SRC1}[63:32] \)
  \( \text{TMP}_\text{DEST}[127:96] \leftarrow \text{TMP}_\text{SRC2}[63:32] \)
  FI;
IF \( VL \geq 256 \)
  THEN \( \text{TMP}_\text{DEST}[159:128] \leftarrow \text{SRC1}[159:128] \)
  \( \text{TMP}_\text{DEST}[191:160] \leftarrow \text{TMP}_\text{SRC2}[159:128] \)
  \( \text{TMP}_\text{DEST}[223:192] \leftarrow \text{SRC1}[191:160] \)
  \( \text{TMP}_\text{DEST}[255:224] \leftarrow \text{TMP}_\text{SRC2}[191:160] \)
  FI;
IF \( VL \geq 512 \)
  THEN \( \text{TMP}_\text{DEST}[287:256] \leftarrow \text{SRC1}[287:256] \)
  \( \text{TMP}_\text{DEST}[319:288] \leftarrow \text{TMP}_\text{SRC2}[287:256] \)
  \( \text{TMP}_\text{DEST}[351:320] \leftarrow \text{SRC1}[319:288] \)
  \( \text{TMP}_\text{DEST}[383:352] \leftarrow \text{TMP}_\text{SRC2}[319:288] \)
  \( \text{TMP}_\text{DEST}[415:384] \leftarrow \text{SRC1}[415:384] \)
  \( \text{TMP}_\text{DEST}[447:416] \leftarrow \text{TMP}_\text{SRC2}[415:384] \)
  \( \text{TMP}_\text{DEST}[479:448] \leftarrow \text{SRC1}[447:416] \)
  \( \text{TMP}_\text{DEST}[511:480] \leftarrow \text{TMP}_\text{SRC2}[447:416] \)
  FI;
FOR \( j \leftarrow 0 \) TO \( KL-1 \)
  \( i \leftarrow j \times 32 \)
  IF \( k_1[j] \) OR *no writemask*
    THEN \( \text{DEST}[i+31:i] \leftarrow \text{TMP}_\text{DEST}[i+31:i] \)
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *\( \text{DEST}[i+31:i] \) remains unchanged*
        ELSE *zeroing-masking* ; zeroing-masking
          \( \text{DEST}[i+31:i] \leftarrow 0 \)
      FI
  FI;

UNPCKLPS (VEX.256 encoded version)
DEST[31:0] ← SRC1[31:0]
DEST[63:32] ← SRC2[31:0]
DEST[95:64] ← SRC1[63:32]
DEST[127:96] ← SRC2[63:32]
DEST[159:128] ← SRC1[159:128]
DEST[255:224] ← SRC2[191:160]
DEST[MAX_VL-1:256] ← 0

UNPCKLPS (VEX.128 encoded version)
DEST[31:0] ← SRC1[31:0]
DEST[63:32] ← SRC2[31:0]
DEST[95:64] ← SRC1[63:32]
DEST[127:96] ← SRC2[63:32]
DEST[MAX_VL-1:128] ← 0

UNPCKLPS (128-bit Legacy SSE version)
DEST[31:0] ← SRC1[31:0]
DEST[63:32] ← SRC2[31:0]
DEST[95:64] ← SRC1[63:32]
DEST[127:96] ← SRC2[63:32]
DEST[MAX_VL-1:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent
VUNPCKLPS __m512 _mm512_unpacklo_ps(__m512 a, __m512 b);
VUNPCKLPS __m512 __mm512_mask_unpacklo_ps(__m512 s, __mmask16 k, __m512 a, __m512 b);
VUNPCKLPS __m512 __mm512_maskz_unpacklo_ps(__mmask16 k, __m512 a, __m512 b);
VUNPCKLPS __m256 _mm256_unpacklo_ps (__m256 a, __m256 b);
VUNPCKLPS __m256 __mm256_mask_unpacklo_ps(__m256 s, __mmask8 k, __m256 a, __m256 b);
VUNPCKLPS __m256 __mm256_maskz_unpacklo_ps(__mmask8 k, __m256 a, __m256 b);
UNPCKLPS __m128 _mm_unpacklo_ps (__m128 a, __m128 b);
VUNPCKLPS __m128 __mm_mask_unpacklo_ps(__m128 s, __mmask8 k, __m128 a, __m128 b);
VUNPCKLPS __m128 __mm_maskz_unpacklo_ps(__mmask8 k, __m128 a, __m128 b);

SIMD Floating-Point Exceptions
None

Other Exceptions
Non-EVEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded instructions, see Exceptions Type E4NF.
XORPD—Bitwise Logical XOR of Packed Double Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 57/r XORPD xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Return the bitwise logical XOR of packed double-precision floating-point values in xmm1 and xmm2/mem.</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F.WIG 57 /r VXORPD xmm1,xmm2, xmm3/m128</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical XOR of packed double-precision floating-point values in xmm2 and xmm3/mem.</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F.WIG 57 /r VXORPD ymm1, ymm2, ymm3/m256</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical XOR of packed double-precision floating-point values in ymm2 and ymm3/mem.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F.W1 57 /r VXORPD xmm1 (k1){z}, xmm2, xmm3/m128/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical XOR of packed double-precision floating-point values in xmm2 and xmm3/m128/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F.W1 57 /r VXORPD ymm1 (k1){z}, ymm2, ymm3/m256/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical XOR of packed double-precision floating-point values in ymm2 and ymm3/m256/m64bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F.W1 57 /r VXORPD zmm1 (k1){z}, zmm2, zmm3/m512/m64bcst</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical XOR of packed double-precision floating-point values in zmm2 and zmm3/m512/m64bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical XOR of the two, four or eight packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

**EVEX.512 encoded version:** The first source operand is a ZMM register. The second source operand can be a ZMM register or a vector memory location. The destination operand is a ZMM register conditionally updated with writemask k1.

**VEX.256 and EVEX.256 encoded versions:** The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

**VEX.128 and EVEX.128 encoded versions:** The first source operand is an XMM register. The second source operand is an XMM register or a 128-bit memory location. The destination operand is an XMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

**128-bit Legacy SSE version:** The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.
**Operation**

**VXORPD (EVEX encoded versions)**

$$(KL, VL) = (2, 128), (4, 256), (8, 512)$$

FOR \( j \leftarrow 0 \) TO \( KL-1 \)

\[ i \leftarrow j \ast 64 \]

IF \( k1[j] \) OR *no writemask* THEN

IF (EVEX.b == 1) AND (SRC2 *is memory*)

THEN \( \text{DEST}[i+63:i] \leftarrow \text{SRC1}[i+63:i] \) BITWISE XOR SRC2[63:0];

ELSE \( \text{DEST}[i+63:i] \leftarrow \text{SRC1}[i+63:i] \) BITWISE XOR SRC2[63:0];

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*

ELSE *zeroing-masking* ; zeroing-masking

\( \text{DEST}[i+63:i] = 0 \)

FI

ENDFOR

\( \text{DEST}[\text{MAX} \_ VL-1:VL] \leftarrow 0 \)

**VXORPD (VEX.256 encoded version)**

\( \text{DEST}[63:0] \leftarrow \text{SRC1}[63:0] \) BITWISE XOR SRC2[63:0]

\( \text{DEST}[127:64] \leftarrow \text{SRC1}[127:64] \) BITWISE XOR SRC2[127:64]


\( \text{DEST}[255:192] \leftarrow \text{SRC1}[255:192] \) BITWISE XOR SRC2[255:192]

\( \text{DEST}[\text{MAX} \_ VL-1:256] \leftarrow 0 \)

**VXORPD (VEX.128 encoded version)**

\( \text{DEST}[63:0] \leftarrow \text{SRC1}[63:0] \) BITWISE XOR SRC2[63:0]

\( \text{DEST}[127:64] \leftarrow \text{SRC1}[127:64] \) BITWISE XOR SRC2[127:64]

\( \text{DEST}[\text{MAX} \_ VL-1:128] \leftarrow 0 \)

**XORPD (128-bit Legacy SSE version)**

\( \text{DEST}[63:0] \leftarrow \text{DEST}[63:0] \) BITWISE XOR SRC[63:0]

\( \text{DEST}[127:64] \leftarrow \text{DEST}[127:64] \) BITWISE XOR SRC[127:64]

\( \text{DEST}[\text{MAX} \_ VL-1:128] \) (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

\( \text{VXORPD} \_ \text{m}512d \_ \text{mm}512d \_ \text{xor} \_ \text{pd} (\_ \text{m}512d \_ \text{a} \_ \text{m}512d \_ \text{b}) \);

\( \text{VXORPD} \_ \text{m}512d \_ \text{mm}512d \_ \text{mask} \_ \text{xor} \_ \text{pd} (\_ \text{m}512d \_ \text{a} \_ \text{mmask}8 \_ \text{m} \_ \text{m}512d \_ \text{b}) \);

\( \text{VXORPD} \_ \text{m}512d \_ \text{mm}512d \_ \text{maskz} \_ \text{xor} \_ \text{pd} (\_ \text{mmask}8 \_ \text{m} \_ \text{m}512d \_ \text{a}) \);

\( \text{VXORPD} \_ \text{m}256d \_ \text{mm}256d \_ \text{xor} \_ \text{pd} (\_ \text{m}256d \_ \text{a} \_ \text{m}256d \_ \text{b}) \);

\( \text{VXORPD} \_ \text{m}256d \_ \text{mm}256d \_ \text{mask} \_ \text{xor} \_ \text{pd} (\_ \text{m}256d \_ \text{a} \_ \text{mmask}8 \_ \text{m} \_ \text{m}256d \_ \text{b}) \);

\( \text{VXORPD} \_ \text{m}256d \_ \text{mm}256d \_ \text{maskz} \_ \text{xor} \_ \text{pd} (\_ \text{mmask}8 \_ \text{m} \_ \text{m}256d \_ \text{a}) \);

\( \text{XORPD} \_ \text{m}128d \_ \text{mm}128d \_ \text{xor} \_ \text{pd} (\_ \text{m}128d \_ \text{a} \_ \text{m}128d \_ \text{b}) \);

\( \text{VXORPD} \_ \text{m}128d \_ \text{mm}128d \_ \text{mask} \_ \text{xor} \_ \text{pd} (\_ \text{m}128d \_ \text{a} \_ \text{mmask}8 \_ \text{m} \_ \text{m}128d \_ \text{b}) \);

\( \text{VXORPD} \_ \text{m}128d \_ \text{mm}128d \_ \text{maskz} \_ \text{xor} \_ \text{pd} (\_ \text{mmask}8 \_ \text{m} \_ \text{m}128d \_ \text{a}) \);

**SIMD Floating-Point Exceptions**

None
Other Exceptions
Non-EVEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded instructions, see Exceptions Type E4.
**XORPS—Bitwise Logical XOR of Packed Single Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 57 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Return the bitwise logical XOR of packed single-precision floating-point values in xmm1 and xmm2/mem.</td>
</tr>
<tr>
<td>VEX.NDS.128.0F.WIG 57 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical XOR of packed single-precision floating-point values in xmm2 and xmm3/mem.</td>
</tr>
<tr>
<td>VEX.NDS.256.0F.WIG 57 /r</td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Return the bitwise logical XOR of packed single-precision floating-point values in ymm2 and ymm3/mem.</td>
</tr>
<tr>
<td>EVEX.NDS.128.0F.W0 57 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical XOR of packed single-precision floating-point values in xmm2 and xmm3/m128/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.0F.W0 57 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512DQ</td>
<td>Return the bitwise logical XOR of packed single-precision floating-point values in ymm2 and ymm3/m256/m32bcst subject to writemask k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.0F.W0 57 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Return the bitwise logical XOR of packed single-precision floating-point values in zmm2 and zmm3/m512/m32bcst subject to writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical XOR of the four, eight or sixteen packed single-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand can be a ZMM register or a vector memory location. The destination operand is a ZMM register conditionally updated with writemask k1.

VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAX_VL-1:256) of the corresponding ZMM register destination are zeroed.

VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register (conditionally updated with writemask k1 in case of EVEX). The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding register destination are unmodified.
Operation

**VXORPS (EVEX encoded versions)**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j] OR *no writemask* THEN
    IF (EVEX.b == 1) AND (SRC2 *is memory*)
      THEN DEST[i+31:i] ← SRC1[i+31:i] BITWISE XOR SRC2[31:0];
      ELSE DEST[i+31:i] ← SRC1[i+31:i] BITWISE XOR SRC2[i+31:i];
    FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+31:i] remains unchanged*
      ELSE *zeroing-masking* ; zeroing-masking
        DEST[i+31:i] = 0
      FI
    FI
  ENDFOR

DEST[MAX_VL-1:VL] ← 0

**VXORPS (VEX.256 encoded version)**

DEST[31:0] ← SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[95:64] ← SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[MAX_VL-1:256] ← 0

**VXORPS (VEX.128 encoded version)**

DEST[31:0] ← SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[95:64] ← SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[MAX_VL-1:128] ← 0

**XORPS (128-bit Legacy SSE version)**

DEST[31:0] ← SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[95:64] ← SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[MAX_VL-1:128] (Unmodified)

**Intel C/C++ Compiler Intrinsic Equivalent**

VXORPS __m512 __mm512_xor_ps (__m512 a, __m512 b);
VXORPS __m512 __mm512_mask_xor_ps (__m512 a, __mmask16 m, __m512 b);
VXORPS __m512 __mm512_maskz_xor_ps (__mmask16 m, __m512 a);
VXORPS __m256 __mm256_xor_ps (__m256 a, __m256 b);
VXORPS __m256 __mm256_mask_xor_ps (__m256 a, __mmask8 m, __m256 b);
VXORPS __m256 __mm256_maskz_xor_ps (__mmask8 m, __m256 a);
XORPS __m128 __mm_xor_ps (__m128 a, __m128 b);
VXORPS __m128 __mm_mask_xor_ps (__m128 a, __mmask8 m, __m128 b);
VXORPS __m128 _mm_maskz_xor_ps (__mmask8 m, __m128 a);

**SIMD Floating-Point Exceptions**
None

**Other Exceptions**
Non-EVEX-encoded instructions, see Exceptions Type 4.
EVEX-encoded instructions, see Exceptions Type E4.
This page was intentionally left blank.
Instructions for data transfer between opmask registers and between opmask/general-purpose registers are described in this chapter using the same notations and conventions listed in Section 5.1 and Section 5.1.5.1.

6.1 MASK INSTRUCTIONS

KADDW/KADDB/KADDQ/KADDD—ADD Two Masks

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.L1.0F.w0 4A /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Add 16 bits masks in k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KADDW k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.w0 4A /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Add 8 bits masks in k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KADDB k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.0F.w1 4A /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add 64 bits masks in k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KADDQ k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.w1 4A /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Add 32 bits masks in k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KADDD k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVR</td>
<td>ModRM:reg (w)</td>
<td>VEX.1vvv (r)</td>
<td>ModRM:r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

Description

Adds the vector mask k2 and the vector mask k3, and writes the result into vector mask k1.

Operation

**KADDW**

DEST[15:0] ← SRC1[15:0] + SRC2[15:0]  
DEST[MAX_KL-1:16] ← 0

**KADDB**

DEST[7:0] ← SRC1[7:0] + SRC2[7:0]  
DEST[MAX_KL-1:8] ← 0

**KADDQ**

DEST[63:0] ← SRC1[63:0] + SRC2[63:0]  
DEST[MAX_KL-1:64] ← 0

**KADDD**

DEST[31:0] ← SRC1[31:0] + SRC2[31:0]  
DEST[MAX_KL-1:32] ← 0
INSTRUCTION SET REFERENCE - OPMASK

Intel C/C++ Compiler Intrinsic Equivalent

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type K20.
KANDW/KANDB/KANDQ/KANDD—Bitwise Logical AND Masks

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.L1.0F.W0 41 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise AND 16 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KANDW k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W0 41 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Bitwise AND 8 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KANDB k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.0F.W1 41 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise AND 64 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KANDQ k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W1 41 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise AND 32 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KANDD k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVR</td>
<td>ModRMreg (w)</td>
<td>VEX.1vvv (r)</td>
<td>ModRM:r/m (r, ModRM:[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

Description

Performs a bitwise AND between the vector mask k2 and the vector mask k3, and writes the result into vector mask k1.

Operation

KANDW
DEST[15:0] ← SRC1[15:0] BITWISE AND SRC2[15:0]
DEST[MAX_KL-1:16] ← 0

KANDB
DEST[7:0] ← SRC1[7:0] BITWISE AND SRC2[7:0]
DEST[MAX_KL-1:8] ← 0

KANDQ
DEST[63:0] ← SRC1[63:0] BITWISE AND SRC2[63:0]
DEST[MAX_KL-1:64] ← 0

KANDD
DEST[31:0] ← SRC1[31:0] BITWISE AND SRC2[31:0]
DEST[MAX_KL-1:32] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

KANDW  __mmask16 _mm512_kand(__mmask16 a, __mmask16 b);

Flags Affected

None

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type K20.
INSTRUCTION SET REFERENCE - OPMASK

KANDWw/KANDNB/KANDQ/KANDND—Bitwise Logical AND NOT Masks

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.L1.0F.W0 42 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise AND NOT 16 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KANDNW k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W0 42 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Bitwise AND NOT 8 bits masks k1 and k2 and place result in k1.</td>
</tr>
<tr>
<td>KANDNB k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.0F.W1 42 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Bitwise AND NOT 64 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KANDNQ k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W1 42 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512Bw</td>
<td>Bitwise AND NOT 32 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KANDND k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVR</td>
<td>ModRM:reg (w)</td>
<td>VEX.1vvv (r)</td>
<td>ModRM:r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

Description

Performs a bitwise AND NOT between the vector mask k2 and the vector mask k3, and writes the result into vector mask k1.

Operation

KANDWw

DEST[15:0] ← (BITWISE NOT SRC1[15:0]) BITWISE AND SRC2[15:0]

DEST[MAX_KL-1:16] ← 0

KANDNB

DEST[7:0] ← (BITWISE NOT SRC1[7:0]) BITWISE AND SRC2[7:0]

DEST[MAX_KL-1:8] ← 0

KANDNQ

DEST[63:0] ← (BITWISE NOT SRC1[63:0]) BITWISE AND SRC2[63:0]

DEST[MAX_KL-1:64] ← 0

KANDND

DEST[31:0] ← (BITWISE NOT SRC1[31:0]) BITWISE AND SRC2[31:0]

DEST[MAX_KL-1:32] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

KANDNW __mmask16 _mm512_kandn(__mmask16 a, __mmask16 b);

Flags Affected

None

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type K20.
KMOVW/KMOVB/KMOVQ/KMOVD—Move from and to Mask Registers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.L0.0F.W0 90 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move 16 bits mask from k2/m16 and store the result in k1.</td>
</tr>
<tr>
<td>KMOVW k1, k2/m16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W0 90 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Move 8 bits mask from k2/m8 and store the result in k1.</td>
</tr>
<tr>
<td>KMOVB k1, k2/m8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W1 90 /r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 64 bits mask from k2/m64 and store the result in k1.</td>
</tr>
<tr>
<td>KMOVQ k1, k2/m64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W1 90/r</td>
<td>RM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 32 bits mask from k2/m32 and store the result in k1.</td>
</tr>
<tr>
<td>KMOVQ k1, k2/m32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W0 91 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move 16 bits mask from k1 and store the result in m16.</td>
</tr>
<tr>
<td>KMOVW m16, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W0 91/r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Move 8 bits mask from k1 and store the result in m8.</td>
</tr>
<tr>
<td>KMOVB m8, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W1 91 /r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 64 bits mask from k1 and store the result in m64.</td>
</tr>
<tr>
<td>KMOVQ m64, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W1 91/r</td>
<td>MR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 32 bits mask from k1 and store the result in m32.</td>
</tr>
<tr>
<td>KMOVQ m32, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W0 92 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move 16 bits mask from r32 to k1.</td>
</tr>
<tr>
<td>KMOVW k1, r32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W0 92/r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Move 8 bits mask from r32 to k1.</td>
</tr>
<tr>
<td>KMOVQ k1, r32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W1 92 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 64 bits mask from r64 to k1.</td>
</tr>
<tr>
<td>KMOVQ k1, r64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W0 92 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 32 bits mask from r32 to k1.</td>
</tr>
<tr>
<td>KMOVQ k1, r32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W0 93 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move 16 bits mask from k1 to r32.</td>
</tr>
<tr>
<td>KMOVQ r32, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W0 93/r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Move 8 bits mask from k1 to r32.</td>
</tr>
<tr>
<td>KMOVQ r32, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W1 93 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 64 bits mask from k1 to r64.</td>
</tr>
<tr>
<td>KMOVQ r64, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W0 93 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Move 32 bits mask from k1 to r32.</td>
</tr>
<tr>
<td>KMOVD r32, k1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
</tr>
<tr>
<td>MR</td>
<td>ModRM:r/m (w, ModRM[7:6] must not be 11b)</td>
<td>ModRM:reg (r)</td>
</tr>
<tr>
<td>RR</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

Description

Copies values from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be mask registers, memory location or general purpose. The instruction cannot be used to transfer data between general purpose registers and or memory locations.

When moving to a mask register, the result is zero extended to MAX_KL size (i.e., 64 bits currently). When moving to a general-purpose register (GPR), the result is zero-extended to the size of the destination. In 32-bit mode, the
default GPR destination’s size is 32 bits. In 64-bit mode, the default GPR destination’s size is 64 bits. Note that REX.W cannot be used to modify the size of the general-purpose destination.

**Operation**

**KMOVW**

IF *destination is a memory location*

\[ \text{DEST}[15:0] \leftarrow \text{SRC}[15:0] \]

IF *destination is a mask register or a GPR *

\[ \text{DEST} \leftarrow \text{ZeroExtension} (\text{SRC}[15:0]) \]

**KMOVB**

IF *destination is a memory location*

\[ \text{DEST}[7:0] \leftarrow \text{SRC}[7:0] \]

IF *destination is a mask register or a GPR *

\[ \text{DEST} \leftarrow \text{ZeroExtension} (\text{SRC}[7:0]) \]

**KMOVQ**

IF *destination is a memory location or a GPR*

\[ \text{DEST}[63:0] \leftarrow \text{SRC}[63:0] \]

IF *destination is a mask register*

\[ \text{DEST} \leftarrow \text{ZeroExtension} (\text{SRC}[63:0]) \]

**KMOVD**

IF *destination is a memory location*

\[ \text{DEST}[31:0] \leftarrow \text{SRC}[31:0] \]

IF *destination is a mask register or a GPR *

\[ \text{DEST} \leftarrow \text{ZeroExtension} (\text{SRC}[31:0]) \]

**Intel C/C++ Compiler Intrinsic Equivalent**

KMOVW __mmask16 _mm512_kmov(__mmask16 a);

**Flags Affected**

None

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

Instructions with RR operand encoding See Exceptions Type K20.

Instructions with RM or MR operand encoding See Exceptions Type K21.
KUNPCKBW/KUNPCKWD/KUNPCKDQ—Unpack for Mask Registers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.L1.66.0F.W0 4B /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Unpack and interleave 8 bits masks in k2 and k3 and write word result in k1.</td>
</tr>
<tr>
<td>KUNPCKBW k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.L1.1F.W0 4B /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Unpack and interleave 16 bits in k2 and k3 and write double-word result in k1.</td>
</tr>
<tr>
<td>KUNPCKWD k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.NDS.L1.1F.W1 4B /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Unpack and interleave 32 bits masks in k2 and k3 and write quadword result in k1.</td>
</tr>
<tr>
<td>KUNPCKDQ k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVR</td>
<td>ModRM:reg (w)</td>
<td>VEX.1vvv (r)</td>
<td>ModRM:r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

**Description**

Unpacks the lower 8/16/32 bits of the second and third operands (source operands) into the low part of the first operand (destination operand), starting from the low bytes. The result is zero-extended in the destination.

**Operation**

**KUNPCKBW**

DEST[7:0] ← SRC2[7:0]
DEST[15:8] ← SRC1[7:0]
DEST[MAX_KL-1:16] ← 0

**KUNPCKWD**

DEST[15:0] ← SRC2[15:0]
DEST[31:16] ← SRC1[15:0]
DEST[MAX_KL-1:32] ← 0

**KUNPCKDQ**

DEST[31:0] ← SRC2[31:0]
DEST[63:32] ← SRC1[31:0]
DEST[MAX_KL-1:64] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

KUNPCKBW __mmask16 __mm512_kunpackb(__mmask16 a, __mmask16 b);
KUNPCKDQ __mmask64 __mm512_kunpackd(__mmask64 a, __mmask64 b);
KUNPCKWD __mmask32 __mm512_kunpackw(__mmask32 a, __mmask32 b);

**Flags Affected**

None

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type K20.
**KNOTW/KNOTB/KNOTQ/KNOTD—NOT Mask Register**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.L0.0F.W0 44 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise NOT of 16 bits mask k2.</td>
</tr>
<tr>
<td>KNOTW k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W0 44 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Bitwise NOT of 8 bits mask k2.</td>
</tr>
<tr>
<td>KNOTB k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W1 44 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise NOT of 64 bits mask k2.</td>
</tr>
<tr>
<td>KNOTQ k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W1 44 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise NOT of 32 bits mask k2.</td>
</tr>
<tr>
<td>KNOTD k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>RR</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r, ModRM:[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise NOT of vector mask k2 and writes the result into vector mask k1.

**Operation**

**KNOTW**

DEST[15:0] ← BITWISE NOT SRC[15:0]
DEST[MAX_KL-1:16] ← 0

**KNOTB**

DEST[7:0] ← BITWISE NOT SRC[7:0]
DEST[MAX_KL-1:8] ← 0

**KNOTQ**

DEST[63:0] ← BITWISE NOT SRC[63:0]
DEST[MAX_KL-1:64] ← 0

**KNOTD**

DEST[31:0] ← BITWISE NOT SRC[31:0]
DEST[MAX_KL-1:32] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

KNOTW __mmask16 _mm512_knot(__mmask16 a);

**Flags Affected**

None

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type K20.
### KORw/KORB/KORQ/KORD—Bitwise Logical OR Masks

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.L1.0F.W0 A 45 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise OR 16 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KORw k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W0 A 45 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Bitwise OR 8 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KORB k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.0F.W1 A 45 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise OR 64 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KORQ k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W1 A 45 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise OR 32 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KORD k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVR</td>
<td>ModRMreg (w)</td>
<td>VEX.1vvv (r)</td>
<td>ModRMz/r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

### Description

Performs a bitwise OR between the vector mask k2 and the vector mask k3, and writes the result into vector mask k1 (three-operand form).

### Operation

**KORw**

\[
\text{DEST}[15:0] \leftarrow \text{SRC1}[15:0] \text{ BITWISE OR SRC2}[15:0] \\
\text{DEST}[\text{MAX}_K\text{L}-1:16] \leftarrow 0
\]

**KORB**

\[
\text{DEST}[7:0] \leftarrow \text{SRC1}[7:0] \text{ BITWISE OR SRC2}[7:0] \\
\text{DEST}[\text{MAX}_K\text{L}-1:8] \leftarrow 0
\]

**KORQ**

\[
\text{DEST}[63:0] \leftarrow \text{SRC1}[63:0] \text{ BITWISE OR SRC2}[63:0] \\
\text{DEST}[\text{MAX}_K\text{L}-1:64] \leftarrow 0
\]

**KORD**

\[
\text{DEST}[31:0] \leftarrow \text{SRC1}[31:0] \text{ BITWISE OR SRC2}[31:0] \\
\text{DEST}[\text{MAX}_K\text{L}-1:32] \leftarrow 0
\]

### Intel C/C++ Compiler Intrinsic Equivalent

\[
\text{KORw} \_\_\text{mmask16} \_\_\text{mm512}_\_\_\text{kor}(\_\_\text{mmask16} \text{a, } \_\_\text{mmask16 b});
\]

### Flags Affected

None

### SIMD Floating-Point Exceptions

None

### Other Exceptions

See Exceptions Type K20.
### KORTESTw/KORTESTb/KORTESTq/KORTESTd—OR Masks And Set Flags

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.L0.0F.W0.98 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise OR 16 bits masks k1 and k2 and update ZF and CF accordingly.</td>
</tr>
<tr>
<td>KORTESTw k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W0.98 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Bitwise OR 8 bits masks k1 and k2 and update ZF and CF accordingly.</td>
</tr>
<tr>
<td>KORTESTb k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.0F.W1.98 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise OR 64 bits masks k1 and k2 and update ZF and CF accordingly.</td>
</tr>
<tr>
<td>KORTESTq k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F.W1.98 /r</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise OR 32 bits masks k1 and k2 and update ZF and CF accordingly.</td>
</tr>
<tr>
<td>KORTESTd k1, k2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>RR</td>
<td>ModRMreg (w)</td>
<td>ModRM:r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

### Description

Performs a bitwise OR between the vector mask register k2, and the vector mask register k1, and sets CF and ZF based on the operation result.

ZF flag is set if both sources are 0x0. CF is set if, after the OR operation is done, the operation result is all 1’s.

### Operation

**KORTESTw**

\[
\text{TMP}[15:0] \leftarrow \text{DEST}[15:0] \text{ BITWISE OR SRC}[15:0]
\]

If (\text{TMP}[15:0]=0)

\[
\text{THEN } \text{ZF} \leftarrow 1
\]

\[
\text{ELSE } \text{ZF} \leftarrow 0
\]

Fl;

If (\text{TMP}[15:0]=FFFFh)

\[
\text{THEN } \text{CF} \leftarrow 1
\]

\[
\text{ELSE } \text{CF} \leftarrow 0
\]

Fl;

**KORTESTb**

\[
\text{TMP}[7:0] \leftarrow \text{DEST}[7:0] \text{ BITWISE OR SRC}[7:0]
\]

If (\text{TMP}[7:0]=0)

\[
\text{THEN } \text{ZF} \leftarrow 1
\]

\[
\text{ELSE } \text{ZF} \leftarrow 0
\]

Fl;

If (\text{TMP}[7:0]==FFh)

\[
\text{THEN } \text{CF} \leftarrow 1
\]

\[
\text{ELSE } \text{CF} \leftarrow 0
\]

Fl;

**KORTESTq**

\[
\text{TMP}[63:0] \leftarrow \text{DEST}[63:0] \text{ BITWISE OR SRC}[63:0]
\]

If (\text{TMP}[63:0]=0)

\[
\text{THEN } \text{ZF} \leftarrow 1
\]

\[
\text{ELSE } \text{ZF} \leftarrow 0
\]

Fl;


IF(TMP[63:0]==FFFFFFFF_FFFFFFFFh)
   THEN CF ← 1
   ELSE CF ← 0
FI;

**KORTESTD**

TMP[31:0] ← DEST[31:0] BITWISE OR SRC[31:0]
IF(TMP[31:0]==0)
   THEN ZF ← 1
   ELSE ZF ← 0
FI;

IF(TMP[31:0]==FFFFFFFFh)
   THEN CF ← 1
   ELSE CF ← 0
FI;

**Intel C/C++ Compiler Intrinsic Equivalent**

KORTESTW __mmask16 _mm512_kortest[cz](__mmask16 a, __mmask16 b);

**Flags Affected**

The ZF flag is set if the result of OR-ing both sources is all 0s.
The CF flag is set if the result of OR-ing both sources is all 1s.
The OF, SF, AF, and PF flags are set to 0.

**Other Exceptions**

See Exceptions Type K20.
KSHIFTLW/KSHIFTLB/KSHIFTLQ/KSHIFTLD—Shift Left Mask Registers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.L0.66.0F3A.W1 32 /r</td>
<td>RRI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift left 16 bits in k2 by immediate and write result in k1.</td>
</tr>
<tr>
<td>KSHIFTLW k1, k2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F3A.W0 32 /r</td>
<td>RRI</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Shift left 8 bits in k2 by immediate and write result in k1.</td>
</tr>
<tr>
<td>KSHIFTLB k1, k2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F3A.W1 33 /r</td>
<td>RRI</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift left 64 bits in k2 by immediate and write result in k1.</td>
</tr>
<tr>
<td>KSHIFTLQ k1, k2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L0.66.0F3A.W0 33 /r</td>
<td>RRI</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift left 32 bits in k2 by immediate and write result in k1.</td>
</tr>
<tr>
<td>KSHIFTLD k1, k2, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RRI</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r, ModRM[7:6] must be 11b)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

Description
Shifts 8/16/32/64 bits in the second operand (source operand) left by the count specified in immediate byte and place the least significant 8/16/32/64 bits of the result in the destination operand. The higher bits of the destination are zero-extended. The destination is set to zero if the count value is greater than 7 (for byte shift), 15 (for word shift), 31 (for doubleword shift) or 63 (for quadword shift).

Operation

KSHIFTLW
COUNT ← imm8[7:0]
DEST[MAX_KL-1:0] ← 0
IF COUNT <=15
  THEN DEST[15:0] ← SRC1[15:0] << COUNT;
FI;

KSHIFTLB
COUNT ← imm8[7:0]
DEST[MAX_KL-1:0] ← 0
IF COUNT <=7
  THEN DEST[7:0] ← SRC1[7:0] << COUNT;
FI;

KSHIFTLQ
COUNT ← imm8[7:0]
DEST[MAX_KL-1:0] ← 0
IF COUNT <=63
  THEN DEST[63:0] ← SRC1[63:0] << COUNT;
FI;

KSHIFTLD
COUNT ← imm8[7:0]
DEST[MAX_KL-1:0] ← 0
IF COUNT <=31
  THEN DEST[31:0] ← SRC1[31:0] << COUNT;
FI;
Intel C/C++ Compiler Intrinsic Equivalent
Compiler auto generates KSHIFTLW when needed.

Flags Affected
None

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type K20.
INSTRUCTION SET REFERENCE - OPMASK

KSHIFTRw/KSHIFTRB/KSHIFTRQ/KSHIFTRD—Shift Right Mask Registers

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>KSHIFTRW k1, k2, imm8</td>
<td>RRI</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Shift right 16 bits in k2 by immediate and write result in k1.</td>
</tr>
<tr>
<td>KSHIFTRW k1, k2, imm8</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Shift right 8 bits in k2 by immediate and write result in k1.</td>
<td></td>
</tr>
<tr>
<td>KSHIFTRQ k1, k2, imm8</td>
<td>RRI</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift right 64 bits in k2 by immediate and write result in k1.</td>
</tr>
<tr>
<td>KSHIFTRD k1, k2, imm8</td>
<td>RRI</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Shift right 32 bits in k2 by immediate and write result in k1.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>ModRM:reg (w)</th>
<th>ModRM:r/m (r, ModRM[7:6] must be 11b)</th>
<th>Imm8</th>
</tr>
</thead>
<tbody>
<tr>
<td>KSHIFTRW</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>KSHIFTRB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>KSHIFTRQ</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>KSHIFTRD</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description
Shifts 8/16/32/64 bits in the second operand (source operand) right by the count specified in immediate and place the least significant 8/16/32/64 bits of the result in the destination operand. The higher bits of the destination are zero-extended. The destination is set to zero if the count value is greater than 7 (for byte shift), 15 (for word shift), 31 (for doubleword shift) or 63 (for quadword shift).

Operation

KSHIFTRW
COUNT ← imm8[7:0]
DEST[0:MAX_KL-1] ← 0
IF COUNT <=15
    THEN DEST[15:0] ← SRC[15:0] >> COUNT;
Fi;

KSHIFTRB
COUNT ← imm8[7:0]
DEST[0:MAX_KL-1] ← 0
IF COUNT <=7
    THEN DEST[7:0] ← SRC[7:0] >> COUNT;
Fi;

KSHIFTRQ
COUNT ← imm8[7:0]
DEST[0:MAX_KL-1] ← 0
IF COUNT <=63
    THEN DEST[63:0] ← SRC[63:0] >> COUNT;
Fi;

KSHIFTRD
COUNT ← imm8[7:0]
DEST[0:MAX_KL-1] ← 0
IF COUNT <=31
    THEN DEST[31:0] ← SRC[31:0] >> COUNT;
Intel C/C++ Compiler Intrinsic Equivalent
Compiler auto generates KSHIFTRW when needed.

Flags Affected
None

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type K20.
KXNORW/KXNORB/KXNORQ/KXNORD—Bitwise Logical XNOR Masks

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.L1.0F.W0 46 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise XNOR 16 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KXNORW k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W0 46 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Bitwise XNOR 8 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KXNORB k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.0F.W1 46 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise XNOR 64 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KXNORQ k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W1 46 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise XNOR 32 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KXNORD k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVR</td>
<td>ModRM:reg (w)</td>
<td>VEX.1vvv (r)</td>
<td>ModRM:r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise XNOR between the vector mask k2 and the vector mask k3, and writes the result into vector mask k1 (three-operand form).

**Operation**

**KXNORW**

\[
\text{DEST}[15:0] \leftarrow \text{NOT} (\text{SRC1}[15:0] \text{ BITWISE XOR SRC2}[15:0])
\]

\[
\text{DEST}[\text{MAX}_K,1:16] \leftarrow 0
\]

**KXNORB**

\[
\text{DEST}[7:0] \leftarrow \text{NOT} (\text{SRC1}[7:0] \text{ BITWISE XOR SRC2}[7:0])
\]

\[
\text{DEST}[\text{MAX}_K,1:8] \leftarrow 0
\]

**KXNORQ**

\[
\text{DEST}[63:0] \leftarrow \text{NOT} (\text{SRC1}[63:0] \text{ BITWISE XOR SRC2}[63:0])
\]

\[
\text{DEST}[\text{MAX}_K,1:64] \leftarrow 0
\]

**KXNORD**

\[
\text{DEST}[31:0] \leftarrow \text{NOT} (\text{SRC1}[31:0] \text{ BITWISE XOR SRC2}[31:0])
\]

\[
\text{DEST}[\text{MAX}_K,1:32] \leftarrow 0
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

KXNORW _mm512_kxnor(__m512 a, __m512 b);

**Flags Affected**

None

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type K20.
KTESTW/KTESTB/KTESTQ/KTESTD—Packed Bit Test Masks and Set Flags

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.L0.0F.W0 99 /r KTESTW k1, k2</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Set ZF and CF depending on sign bit AND and ANDN of 16 bits mask register sources.</td>
</tr>
<tr>
<td>VEX.L0.66.0F.W0 99 /r KTESTB k1, k2</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Set ZF and CF depending on sign bit AND and ANDN of 8 bits mask register sources.</td>
</tr>
<tr>
<td>VEX.L0.0F.W1 99 /r KTESTQ k1, k2</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Set ZF and CF depending on sign bit AND and ANDN of 64 bits mask register sources.</td>
</tr>
<tr>
<td>VEX.L0.66.0F.W1 99 /r KTESTD k1, k2</td>
<td>RR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Set ZF and CF depending on sign bit AND and ANDN of 32 bits mask register sources.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand2</th>
</tr>
</thead>
<tbody>
<tr>
<td>RR</td>
<td>ModRM:reg (r)</td>
<td>ModRM:r/m (r, ModRM:[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

Description

Performs a bitwise comparison of the bits of the first source operand and corresponding bits in the second source operand. If the AND operation produces all zeros, the ZF is set else the ZF is clear. If the bitwise AND operation of the inverted first source operand with the second source operand produces all zeros the CF is set else the CF is clear. Only the EFLAGS register is updated.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Operation

**KTESTW**

\[
\text{TEMP}[15:0] \leftarrow \text{SRC2}[15:0] \text{ AND } \text{SRC1}[15:0]
\]

- IF (\text{TEMP}[15:0] = 0)
  - THEN ZF \leftarrow 1;
  - ELSE ZF \leftarrow 0;
- FI:

\[
\text{TEMP}[15:0] \leftarrow \text{SRC2}[15:0] \text{ AND NOT SRC1}[15:0]
\]

- IF (\text{TEMP}[15:0] = 0)
  - THEN CF \leftarrow 1;
  - ELSE CF \leftarrow 0;
- FI:

\[
\text{AF} \leftarrow \text{OF} \leftarrow \text{PF} \leftarrow \text{SF} \leftarrow 0;
\]

**KTESTB**

\[
\text{TEMP}[7:0] \leftarrow \text{SRC2}[7:0] \text{ AND } \text{SRC1}[7:0]
\]

- IF (\text{TEMP}[7:0] = 0)
  - THEN ZF \leftarrow 1;
  - ELSE ZF \leftarrow 0;
- FI:

\[
\text{TEMP}[7:0] \leftarrow \text{SRC2}[7:0] \text{ AND NOT SRC1}[7:0]
\]

- IF (\text{TEMP}[7:0] = 0)
  - THEN CF \leftarrow 1;
- FI:
ELSE CF ← 0;
FI;
AF ← OF ← PF ← SF ← 0;

KTESTQ
TEMP[63:0] ← SRC2[63:0] AND SRC1[63:0]
IF (TEMP[63:0] = = 0)
    THEN ZF ← 1;
    ELSE ZF ← 0;
FI;
TEMP[63:0] ← SRC2[63:0] AND NOT SRC1[63:0]
IF (TEMP[63:0] = = 0)
    THEN CF ← 1;
    ELSE CF ← 0;
FI;
AF ← OF ← PF ← SF ← 0;

KTESTD
TEMP[31:0] ← SRC2[31:0] AND SRC1[31:0]
IF (TEMP[31:0] = = 0)
    THEN ZF ← 1;
    ELSE ZF ← 0;
FI;
TEMP[31:0] ← SRC2[31:0] AND NOT SRC1[31:0]
IF (TEMP[31:0] = = 0)
    THEN CF ← 1;
    ELSE CF ← 0;
FI;
AF ← OF ← PF ← SF ← 0;

Intel C/C++ Compiler Intrinsic Equivalent

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type K20.
## KXORW/KXORB/KXORQ/KXORD—Bitwise Logical XOR Masks

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.L1.0F.W0 47 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Bitwise XOR 16 bits masks k2 and k3 and place result in k1.</td>
</tr>
<tr>
<td>KXORW k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W0 47 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Bitwise XOR 8 bits masks k2 and k3 and place result in k1</td>
</tr>
<tr>
<td>KXORB k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.0F.W1 47 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise XOR 64 bits masks k2 and k3 and place result in k1</td>
</tr>
<tr>
<td>KXORQ k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VEX.L1.66.0F.W1 47 /r</td>
<td>RVR</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Bitwise XOR 32 bits masks k2 and k3 and place result in k1</td>
</tr>
<tr>
<td>KXORD k1, k2, k3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVR</td>
<td>ModRM:reg (w)</td>
<td>VEX.1vvv (r)</td>
<td>ModRM/r/m (r, ModRM[7:6] must be 11b)</td>
</tr>
</tbody>
</table>

### Description

Performs a bitwise XOR between the vector mask k2 and the vector mask k3, and writes the result into vector mask k1 (three-operand form).

### Operation

**KXORW**

\[
\text{DEST}[15:0] \leftarrow \text{SRC1}[15:0] \text{ BITWISE XOR SRC2}[15:0] \\
\text{DEST}[\text{MAX}_K1-1:16] \leftarrow 0
\]

**KXORB**

\[
\text{DEST}[7:0] \leftarrow \text{SRC1}[7:0] \text{ BITWISE XOR SRC2}[7:0] \\
\text{DEST}[\text{MAX}_K1-1:8] \leftarrow 0
\]

**KXORQ**

\[
\text{DEST}[63:0] \leftarrow \text{SRC1}[63:0] \text{ BITWISE XOR SRC2}[63:0] \\
\text{DEST}[\text{MAX}_K1-1:64] \leftarrow 0
\]

**KXORD**

\[
\text{DEST}[31:0] \leftarrow \text{SRC1}[31:0] \text{ BITWISE XOR SRC2}[31:0] \\
\text{DEST}[\text{MAX}_K1-1:32] \leftarrow 0
\]

### Intel C/C++ Compiler Intrinsic Equivalent

KXORw __mmask16 __mm512_kxor(__mmask16 a, __mmask16 b);

### Flags Affected

None

### SIMD Floating-Point Exceptions

None

### Other Exceptions

See Exceptions Type K20.
This page was intentionally left blank.
This chapter describes additional 512-bit instruction extensions to accelerate specific application domain, such as certain transcendental mathematic computations, or specific prefetch operations. These instructions operate on 512-bit ZMM, support opmask registers, are encoded using the same EVEX prefix encoding format, and require the same operating system support as AVX-512 Foundation instructions. The application programming model described in Chapter 2 also applies. Instructions described in this chapter follow the general documentation convention established in Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A and 2B. Additional notations and conventions adopted in this document are listed in Section 5.1. Section 5.1.5.1 covers supplemental information that applies to a specific subset of instructions.

The instructions VEXP2PD/VEXP2PS/VRCP28xx/VRSQRT28xx, also known as Intel AVX-512 Exponential and Reciprocal instructions, provide building blocks for accelerating certain transcendental math computations. The instructions VGATHERPF0xxx/VGATHERPF1xxx/VSCATTERPF0xxx/VSCATTERPF1xxx, Intel AVX-512 Prefetch instructions, can be useful for reducing memory operation latency exposure that involve gather/scatter instructions.

### 7.1 DETECTION OF 512-BIT INSTRUCTION EXTENSIONS

Processor support of the Intel AVX-512 Exponential and Reciprocal instructions are indicated by querying the feature flag:

- If CPUID.(EAX=07H, ECX=0):EBX.AVX512ER[bit 27] = 1, the collection of VEXP2PD/VEXP2PS/VRCP28xx/VRSQRT28xx instructions are supported

Processor support of the Intel AVX-512 Prefetch instructions are indicated by querying the feature flag:

- If CPUID.(EAX=07H, ECX=0):EBX.AVX512PF[bit 26] = 1, a collection of VGATHERPF0xxx/VGATHERPF1xxx/VSCATTERPF0xxx/VSCATTERPF1xxx instructions are supported.

Detection of 512-bit instructions operating on ZMM states and opmask registers, outside of AVX-512 Foundation, need to follow the general procedural flow in Figure 7-1.

![Figure 7-1. Procedural Flow of Application Detection of 512-bit Instructions](image-url)

Procedural Flow of Application Detection of other 512-bit extensions:

Prior to using the Intel AVX-512 Exponential and Reciprocal instructions, the application must identify that the operating system supports the XGETBV instruction, the ZMM register state, in addition to processor’s support for...
ZMM state management using XSAVE/XRSTOR and AVX-512 Foundation instructions. The following simplified sequence accomplishes both and is strongly recommended.

1) Detect CPUID.1:ECX.OSXSAVE[bit 27] = 1 (XGETBV enabled for application use)
2) Execute XGETBV and verify that XCR0[7:5] = ‘111b’ (OPMASK state, upper 256-bit of ZMM0-ZMM15 and ZMM16-ZMM31 state are enabled by OS) and that XCR0[2:1] = ‘11b’ (XMM state and YMM state are enabled by OS).
3) Verify both CPUID.0x7.0:EBX.AVX512F[bit 16] = 1, and CPUID.0x7.0:EBX.AVX512ER[bit 27] = 1.

Prior to using the Intel AVX-512 Prefetch instructions, the application must identify that the operating system supports the XGETBV instruction, the ZMM register state, in addition to processor’s support for ZMM state management using XSAVE/XRSTOR and AVX-512 Foundation instructions. The following simplified sequence accomplishes both and is strongly recommended.

1) Detect CPUID.1:ECX.OSXSAVE[bit 27] = 1 (XGETBV enabled for application use)
2) Execute XGETBV and verify that XCR0[7:5] = ‘111b’ (OPMASK state, upper 256-bit of ZMM0-ZMM15 and ZMM16-ZMM31 state are enabled by OS) and that XCR0[2:1] = ‘11b’ (XMM state and YMM state are enabled by OS).
3) Verify both CPUID.0x7.0:EBX.AVX512F[bit 16] = 1, and CPUID.0x7.0:EBX.AVX512PF[bit 26] = 1.

7.2 INSTRUCTION SET REFERENCE
**VEXP2PD—Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W1 CB</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes approximations to the exponential 2^x (with less than 2^-23 of maximum relative error) of the packed double-precision floating-point values from zmm2/m512/m64bcst and stores the floating-point result in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VEXP2PD zmm1 {k1}{z}, zmm2/m512/m64bcst {sae}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the approximate base-2 exponential evaluation of the double-precision floating-point values in the source operand (the second operand) and stores the results to the destination operand (the first operand) using the writemask k1. The approximate base-2 exponential is evaluated with less than 2^-23 of relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FZ.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VEXP2PD**

(KL, VL) = (8, 512)

FOR j ← 0 TO KL-1

i ← j * 64

IF k1[i] OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC *is memory*)

THEN DEST[i+63:i] ← EXP2_23_DP(SRC[63:0])

ELSE DEST[i+63:i] ← EXP2_23_DP(SRC[i+63:i])

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*

ELSE ; zeroing-masking

DEST[i+63:i] ← 0

FI;

FI;

ENDFOR;
### ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

**Table 7-1. Special Values Behavior**

<table>
<thead>
<tr>
<th>Source Input</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NaN</td>
<td>NaN(src)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>+∞</td>
<td>+∞</td>
<td></td>
</tr>
<tr>
<td>+/-0</td>
<td>1.0f</td>
<td><em>Exact result</em></td>
</tr>
<tr>
<td>-∞</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>Integral value N</td>
<td>2^ (N)</td>
<td><em>Exact result</em></td>
</tr>
</tbody>
</table>

**Intel C/C++ Compiler Intrinsic Equivalent**

- \( \text{VEXP2PD } __m512d \_\text{mm512\_exp2a23\_round\_pd }(__m512d \text{ a, int sae}); \)
- \( \text{VEXP2PD } __m512d \_\text{mm512\_mask\_exp2a23\_round\_pd }(__m512d \text{ a, __mmask8 m, __m512d b, int sae}); \)
- \( \text{VEXP2PD } __m512d \_\text{mm512\_maskz\_exp2a23\_round\_pd }(__\text{mmask8 m, __m512d b, int sae}); \)

**SIMD Floating-Point Exceptions**

- Invalid (if SNaN input), Overflow

**Other Exceptions**

See Exceptions Type E2.
VEXP2PS—Approximation to the Exponential $2^x$ of Packed Single-Precision Floating-Point Values with Less Than $2^{-23}$ Relative Error

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W0 C8 /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes approximations to the exponential $2^x$ (with less than $2^{-23}$ of maximum relative error) of the packed single-precision floating-point values from zmm2/m512/m32bcst and stores the floating-point result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
Computes the approximate base-2 exponential evaluation of the single-precision floating-point values in the source operand (the second operand) and store the results in the destination operand (the first operand) using the writemask k1. The approximate base-2 exponential is evaluated with less than $2^{-23}$ of relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FZ.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VEXP2PS

(KL, VL) = (16, 512)

FOR j ← 0 TO KL-1

i ← j * 32

IF k1[j] OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC *is memory*)

THEN DEST[i+31:i] ← EXP2_23_SP(SRC[31:0])

ELSE DEST[i+31:i] ← EXP2_23_SP(SRC[i+31:i])

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+31:i] remains unchanged*

ELSE ; zeroing-masking

DEST[i+31:i] ← 0

FI;

FI;

ENDFOR;
**ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS**

**Table 7-2. Special Values Behavior**

<table>
<thead>
<tr>
<th>Source Input</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NaN</td>
<td>QNaN(src)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>+∞</td>
<td>+∞</td>
<td></td>
</tr>
<tr>
<td>+/-0</td>
<td>1.0f</td>
<td><em>Exact result</em></td>
</tr>
<tr>
<td>-∞</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>Integral value N</td>
<td>$2^N$</td>
<td><em>Exact result</em></td>
</tr>
</tbody>
</table>

**Intel C/C++ Compiler Intrinsic Equivalent**

VEXP2PS __m512 _mm512_exp2a23_round_ps (__m512 a, int sae);
VEXP2PS __m512 _mm512_mask_exp2a23_round_ps (__m512 a, __mmask16 m, __m512 b, int sae);
VEXP2PS __m512 _mm512_maskz_exp2a23_round_ps (__mmask16 m, __m512 b, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Overflow

**Other Exceptions**

See Exceptions Type E2.
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

VRCP28PD—Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than $2^{-28}$ Relative Error

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W1 CA /r VRCP28PD zmm1 (k1)[z], zmm2/m512/m64bcst (sae)</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes the approximate reciprocals ($&lt; 2^{-28}$ relative error) of the packed double-precision floating-point values in zmm2/m512/m64bcst and stores the results in zmm1. Under writemask.</td>
</tr>
</tbody>
</table>

Description

Computes the reciprocal approximation of the float64 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than $2^{-28}$ of maximum relative error.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is ±$\infty$, ±0.0 is returned for that element. Also, if any source element is ±0.0, ±$\infty$ is returned for that element.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

VRCP28PD (EVEX encoded versions)

$(KL, VL) = (8, 512)$

FOR $j \leftarrow 0$ TO $KL-1$
  $i \leftarrow j * 64$
  IF $k1[j]$ OR *no writemask* THEN
    IF (EVEX.b = 1) AND (SRC *is memory*)
      THEN DEST[i+63:i] $\leftarrow$ RCP_28_DP(1.0/SRC[i+63:i]);
      ELSE DEST[i+63:i] $\leftarrow$ RCP_28_DP(1.0/SRC[i+63:i]);
      FI;
    ELSE
      IF *merging-masking* ; merging-masking
        THEN *DEST[i+63:i] remains unchanged*;
      ELSE ; zeroing-masking
        DEST[i+63:i] $\leftarrow$ 0
      FI;
  FI;
ENDFOR;
### ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

#### Table 7-3. VRCP28PD Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAN</td>
<td>QNAN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>$0 \leq X &lt; 2^{-1022}$</td>
<td>INF</td>
<td>Positive input denormal or zero; #Z</td>
</tr>
<tr>
<td>$-2^{-1022} &lt; X \leq 0$</td>
<td>-INF</td>
<td>Negative input denormal or zero; #Z</td>
</tr>
<tr>
<td>$X &gt; 2^{1022}$</td>
<td>$+0.0f$</td>
<td></td>
</tr>
<tr>
<td>$X &lt; -2^{1022}$</td>
<td>$-0.0f$</td>
<td></td>
</tr>
<tr>
<td>$X = +\infty$</td>
<td>$+0.0f$</td>
<td></td>
</tr>
<tr>
<td>$X = -\infty$</td>
<td>$-0.0f$</td>
<td></td>
</tr>
<tr>
<td>$X = 2^{-n}$</td>
<td>$2^n$</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
<tr>
<td>$X = -2^{-n}$</td>
<td>$-2^n$</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
</tbody>
</table>

#### Intel C/C++ Compiler Intrinsic Equivalent

VRCP28PD __m512d __mm512_rcp28_round_pd (__m512d a, int sae);
VRCP28PD __m512d __mm512_mask_rcp28_round_pd(__m512d a, __mmask8 m, __m512d b, int sae);
VRCP28PD __m512d __mm512_maskz_rcp28_round_pd(__mmask8 m, __m512d b, int sae);

#### SIMD Floating-Point Exceptions

Invalid (if SNaN input), Divide-by-zero

#### Other Exceptions

See Exceptions Type E2.
VRCP28SD—Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W1 /r VRCP28SD xmm1 {k1}[z], xmm2, xmm3/m64 [sae]</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes the approximate reciprocal ($&lt; 2^{-28}$ relative error) of the scalar double-precision floating-point value in xmm3/m64 and stores the results in xmm1. Under writemask. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].</td>
</tr>
</tbody>
</table>

**Description**

Computes the reciprocal approximation of the low float64 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal is evaluated with less than $2^{-28}$ of maximum relative error. The result is written into the low float64 element of the destination operand according to the writemask k1. Bits 127:64 of the destination is copied from the corresponding bits of the first source operand (the second operand).

A denormal input value is treated as zero and does not signal #DE, irrespective of MXCSR.DAZ. A denormal result is flushed to zero and does not signal #UE, irrespective of MXCSR.FZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is $\pm \infty$, $\pm 0.0$ is returned for that element. Also, if any source element is $\pm 0.0$, $\pm \infty$ is returned for that element.

The first source operand is an XMM register. The second source operand is an XMM register or a 64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

**Operation**

**VRCP28SD ((EVEX encoded versions))**

IF k1[0] OR *no writemask* THEN
   DEST[63:0] <- RCP_28_DP(1.0/SRC2[63:0]);
ELSE
   IF *merging-masking* ; merging-masking THEN *DEST[63:0] remains unchanged*
   ELSE ; zeroing-masking
      DEST[63:0] <- 0
   FI;
FI;
ENDFOR;
DEST[127:64] <- SRC1[127: 64]
DEST[MAX_VL-1:128] <- 0
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

Table 7-4. VRCP28SD Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAN</td>
<td>QNAN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>0 ≤ X &lt; 2⁻¹₀²²</td>
<td>INF</td>
<td>Positive input denormal or zero; #Z</td>
</tr>
<tr>
<td>-2⁻¹₀²² &lt; X ≤ -0</td>
<td>-INF</td>
<td>Negative input denormal or zero; #Z</td>
</tr>
<tr>
<td>X &gt; 2¹₀²²</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>X &lt; -2¹₀²²</td>
<td>-0.0f</td>
<td></td>
</tr>
<tr>
<td>X = +∞</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>X = -∞</td>
<td>-0.0f</td>
<td></td>
</tr>
<tr>
<td>X = 2⁻ⁿ</td>
<td>2ⁿ</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
<tr>
<td>X = -2⁻ⁿ</td>
<td>-2ⁿ</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRCP28SD __m128d _mm_rcp28_round_sd (__m128d a, __m128d b, int sae);
VRCP28SD __m128d _mm_mask_rcp28_round_sd(__m128d s, __mmask8 m, __m128d a, __m128d b, int sae);
VRCP28SD __m128d _mm_maskz_rcp28_round_sd(__mmask8 m, __m128d a, __m128d b, int sae);

SIMD Floating-Point Exceptions

Invalid (if SNaN input), Divide-by-zero

Other Exceptions

See Exceptions Type E3.
VRCP28PS—Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W0 CA /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes the approximate reciprocals ( &lt; 2^-28 relative error) of the packed single-precision floating-point values in zmm2/m512/m32bcst and stores the results in zmm1. Under writemask.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the reciprocal approximation of the float32 values in the source operand (the second operand) and store the results to the destination operand (the first operand) using the writemask k1. The approximate reciprocal is evaluated with less than 2^-28 of maximum relative error prior to final rounding. The final results are rounded to < 2^-23 relative error before written to the destination.

Denormal input values are treated as zeros and do not signal #DE, irrespective of MXCSR.DAZ. Denormal results are flushed to zeros and do not signal #UE, irrespective of MXCSR.FZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is ±∞, ±0.0 is returned for that element. Also, if any source element is ±0.0, ±∞ is returned for that element.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

**VRCP28PS (EVEX encoded versions)**

(KL, VL) = (16, 512)

FOR j ← 0 TO KL-1
    i ← j * 32
    IF k1[j] OR *no writemask* THEN
        IF (EVEX.b = 1) AND (SRC *is memory*)
            THEN DEST[i+31:i] ← RCP_28_SP(1.0/SRC[i+31:i]);
            ELSE DEST[i+31:i] ← RCP_28_SP(1.0/SRC[i+31:i]);
            FI;
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[i+31:i] remains unchanged*;
            ELSE ; zeroing-masking
                DEST[i+31:i] ← 0
            FI;
        FI;
    END FOR;
**ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS**

**Intel C/C++ Compiler Intrinsic Equivalent**

- `VRCP28PS _mm512_rcp28_round_ps (__m512 a, int sae);`
- `VRCP28PS __m512 _mm512_mask_rcp28_round_ps(__m512 s, __mmask16 m, __m512 a, int sae);`
- `VRCP28PS __m512 _mm512_maskz_rcp28_round_ps(__mmask16 m, __m512 a, int sae);`

**SIMD Floating-Point Exceptions**

- Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

- See Exceptions Type E2.

---

### Table 7-5. VRCP28PS Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nan</td>
<td>QNAN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>0 ≤ X &lt; 2⁻¹²⁶</td>
<td>INF</td>
<td>Positive input denormal or zero; #Z</td>
</tr>
<tr>
<td>-2⁻¹²⁶ &lt; X ≤ -0</td>
<td>-INF</td>
<td>Negative input denormal or zero; #Z</td>
</tr>
<tr>
<td>X &gt; 2¹²⁶</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>X &lt; -2¹²⁶</td>
<td>-0.0f</td>
<td></td>
</tr>
<tr>
<td>X = +∞</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>X = -∞</td>
<td>-0.0f</td>
<td></td>
</tr>
<tr>
<td>X = 2⁻ⁿ</td>
<td>2⁻ⁿ</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
<tr>
<td>X = -2⁻ⁿ</td>
<td>-2⁻ⁿ</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
</tbody>
</table>
VRCP28SS—Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W0 /r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes the approximate reciprocal ($&lt; 2^{-28}$ relative error) of the scalar single-precision floating-point value in xmm3/m32 and stores the results in xmm1. Under writemask. Also, upper 3 single-precision floating-point values (bits[127:32]) from xmm2 is copied to xmm1[127:32].</td>
</tr>
</tbody>
</table>

**Description**

Computes the reciprocal approximation of the low float32 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal is evaluated with less than $2^{-28}$ of maximum relative error prior to final rounding. The final result is rounded to $< 2^{-23}$ relative error before written into the low float32 element of the destination according to writemask k1. Bits 127:32 of the destination is copied from the corresponding bits of the first source operand (the second operand).

A denormal input value is treated as zero and does not signal #DE, irrespective of MXCSR.DAZ. A denormal result is flushed to zero and does not signal #UE, irrespective of MXCSR.FZ.

If any source element is NaN, the quietized NaN source value is returned for that element. If any source element is $\pm \infty$, $\pm 0.0$ is returned for that element. Also, if any source element is $\pm 0.0$, $\pm \infty$ is returned for that element.

The first source operand is an XMM register. The second source operand is an XMM register or a 32-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.

**Operation**

**VRCP28SS ((EVEX encoded versions))**

IF k1[0] OR *no writemask* THEN
  DEST[31:0] ← RCP_28_SP(1.0/SRC2[31:0]);
ELSE
  IF *merging-masking* ; merging-masking
    THEN *DEST[31:0] remains unchanged*
  ELSE ; zeroing-masking
    DEST[31:0] ← 0
  FI;
ENDFOR;
DEST[MAX_VL-1:128] ← 0
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

Table 7-6. VRCP28SS Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAN</td>
<td>QNAN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>0 ≤ X &lt; 2⁻¹²⁶</td>
<td>INF</td>
<td>Positive input denormal or zero; #Z</td>
</tr>
<tr>
<td>-2⁻¹²⁶ &lt; X ≤ -0</td>
<td>-INF</td>
<td>Negative input denormal or zero; #Z</td>
</tr>
<tr>
<td>X &gt; 2¹²⁶</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>X &lt; -2¹²⁶</td>
<td>-0.0f</td>
<td></td>
</tr>
<tr>
<td>X = +∞</td>
<td>+0.0f</td>
<td></td>
</tr>
<tr>
<td>X = -∞</td>
<td>-0.0f</td>
<td></td>
</tr>
<tr>
<td>X = 2⁻ⁿ</td>
<td>2ⁿ</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
<tr>
<td>X = -2⁻ⁿ</td>
<td>-2ⁿ</td>
<td>Exact result (unless input/output is a denormal)</td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRCP28SS __m128 _mm_rcp28_round_ss (__m128 a, __m128 b, int sae);
VRCP28SS __m128 _mm_mask_rcp28_round_ss(__m128 s, __mmask8 m, __m128 a, __m128 b, int sae);
VRCP28SS __m128 _mm_maskz_rcp28_round_ss(__mmask8 m, __m128 a, __m128 b, int sae);

SIMD Floating-Point Exceptions

Invalid (if SNaN input), Divide-by-zero

Other Exceptions

See Exceptions Type E3.
VRSQRT28PD—Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than $2^{-28}$ Relative Error

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W1 CC /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes approximations to the Reciprocal square root ($&lt;2^{-28}$ relative error) of the packed double-precision floating-point values from zmm2/m512/m64bcst and stores result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRMreg (w)</td>
<td>ModRMReg/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

Computes the reciprocal square root of the float64 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than $2^{-28}$ of maximum relative error.

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as $-\infty$, return the canonical NaN and set the Invalid Flag (#I).

A value of $-0$ must return $-\infty$ and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return $-\infty$ and set the DivByZero flag.

The source operand is a ZMM register, a 512-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1. EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

### Operation

**VRSQRT28PD (EVEX encoded versions)**

$(KL, VL) = (8, 512)$

FOR $j \leftarrow 0$ TO KL-1

$i \leftarrow j \times 64$

IF $k1[j]$ OR *no writemask* THEN

IF $(EVEX.b = 1)$ AND (SRC *is memory*)

THEN DEST[i+63:i] $\leftarrow (1.0 / SQRT(SRC[63:0]));$

ELSE DEST[i+63:i] $\leftarrow (1.0 / SQRT(SRC[i+63:i]));$

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+63:i] remains unchanged*;

ELSE ; zeroing-masking

DEST[i+63:i] $\leftarrow 0$

FI;

FI;

ENDFOR;

Ref. # 319433-023
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

Table 7-7. VRSQRT28PD Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAN</td>
<td>QNAN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>$X = 2^{-2n}$</td>
<td>$2^n$</td>
<td></td>
</tr>
<tr>
<td>$X &lt; 0$</td>
<td>QNaN_Indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>$X = -0$ or negative denormal</td>
<td>-INF</td>
<td>#Z</td>
</tr>
<tr>
<td>$X = +0$ or positive denormal</td>
<td>+INF</td>
<td>#Z</td>
</tr>
<tr>
<td>$X = +INF$</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT28PD __m512d __m512_rsqrt28_round_pd(__m512d a, int sae);
VRSQRT28PD __m512d __m512_mask_rsqrt28_round_pd(__m512d s, __mmask8 m, __m512d a, int sae);
VRSQRT28PD __m512d __m512_maskz_rsqrt28_round_pd(__mmask8 m, __m512d a, int sae);

SIMD Floating-Point Exceptions

Invalid (if SNaN input), Divide-by-zero

Other Exceptions

See Exceptions Type E2.
VRSQRT28SD—Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W1 CD {r} VRSQRT28SD xmm1 (k1){z}, xmm2, xmm3/m64 {sae}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes approximate reciprocal square root ($&lt;2^{-28}$ relative error) of the scalar double-precision floating-point value from xmm3/m64 and stores result in xmm1 with writemask k1. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].</td>
</tr>
</tbody>
</table>

**InstructionOperand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the reciprocal square root of the low float64 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal square root is evaluated with less than $2^{-28}$ of maximum relative error. The result is written into the low float64 element of xmm1 according to the writemask k1. Bits 127:64 of the destination is copied from the corresponding bits of the first source operand (the second operand).

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as $-\infty$, return the canonical NaN and set the Invalid Flag (#I).

A value of $-0$ must return $-\infty$ and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return $-\infty$ and set the DivByZero flag.

The first source operand is an XMM register. The second source operand is an XMM register or a 64-bit memory location. The destination operand is a XMM register.

**Operation**

**VRSQRT28SD (EVEX encoded versions)**

IF k1[0] OR *no writemask* THEN
    DEST[63:0] ← (1.0 / SQRT(SRC[63:0]));
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[63:0] remains unchanged*
        ELSE ; zeroing-masking
            DEST[63:0] ← 0
    FI;
    FI;
ENDIF;
DEST[127:64] ← SRC1[127:64]
DEST[MAX_VL-1:128] ← 0
Table 7-8. VRSQRT28SD Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAN</td>
<td>QNAN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>$X = 2^{-2^n}$</td>
<td>$2^n$</td>
<td></td>
</tr>
<tr>
<td>$X &lt; 0$</td>
<td>QNaN_Indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>$X = -0$ or negative denormal</td>
<td>-INF</td>
<td>#Z</td>
</tr>
<tr>
<td>$X = +0$ or positive denormal</td>
<td>+INF</td>
<td>#Z</td>
</tr>
<tr>
<td>$X = +\text{INF}$</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT28SD __m128d _mm_rsqrt28_round_sd(__m128d a, __m128b b, int sae);
VRSQRT28SD __m128d _mm_mask_rsqrt28_round_pd(__m128d s, __mmask8 m, __m128d a, __m128d b, int sae);
VRSQRT28SD __m128d _mm_maskz_rsqrt28_round_pd(__mmask8 m, __m128d a, __m128d b, int sae);

SIMD Floating-Point Exceptions

Invalid (if SNaN input), Divide-by-zero

Other Exceptions

See Exceptions Type E3.
VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than $2^{-28}$ Relative Error

**Opcode/Instruction**

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W0 CC /r</td>
<td>FV</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes approximations to the Reciprocal square root ($&lt;2^{-28}$ relative error) of the packed single-precision floating-point values from zm2/m512/m32bcst and stores result in zm1 with writemask k1.</td>
</tr>
</tbody>
</table>

**InstructionOperandEncoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the reciprocal square root of the float32 values in the source operand (the second operand) and store the results to the destination operand (the first operand). The approximate reciprocal is evaluated with less than $2^{-28}$ of maximum relative error prior to final rounding. The final results is rounded to $< 2^{-23}$ relative error before written to the destination.

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as $-\infty$, return the canonical NaN and set the Invalid Flag (#I).

A value of $-0$ must return $-\infty$ and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return $-\infty$ and set the DivByZero flag.

The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.

EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

**Operation**

VRSQRT28PS (EVEX encoded versions)

$(KL, VL) = (16, 512)$

FOR $j \leftarrow 0$ TO $KL-1$

\[ i \leftarrow j \times 32 \]

IF k1[j] OR *no writemask* THEN

IF (EVEX.b = 1) AND (SRC *is memory*)

THEN DEST[i+31:i] $\leftarrow$ (1.0/ SQRT(SRC[31:0]));

ELSE DEST[i+31:i] $\leftarrow$ (1.0/ SQRT(SRC[i+31:i]));

FI;

ELSE

IF *merging-masking* ; merging-masking

THEN *DEST[i+31:i] remains unchanged*

ELSE ; zeroing-masking

DEST[i+31:i] $\leftarrow 0$

FI;

FI;

ENDFOR;
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

Table 7-9. VRSQRT28PS Special Cases

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAN</td>
<td>QNAN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>X = 2^{-2n}</td>
<td>2^n</td>
<td></td>
</tr>
<tr>
<td>X &lt; 0</td>
<td>QNaN_Indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>X = -0 or negative denormal</td>
<td>-INF</td>
<td>#Z</td>
</tr>
<tr>
<td>X = +0 or positive denormal</td>
<td>+INF</td>
<td>#Z</td>
</tr>
<tr>
<td>X = +INF</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

Intel C/C++ Compiler Intrinsic Equivalent

VRSQRT28PS __m512 __m512_rsqrt28_round_ps(__m512 a, int sae);
VRSQRT28PS __m512 __m512_mask_rsqrt28_round_ps(__m512 s, __mmask16 m, __m512 a, int sae);
VRSQRT28PS __m512 __m512_maskz_rsqrt28_round_ps(__mmask16 m, __m512 a, int sae);

SIMD Floating-Point Exceptions

Invalid (if SNaN input), Divide-by-zero

Other Exceptions

See Exceptions Type E2.
**VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating-Point Value with Less Than $2^{-28}$ Relative Error**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.LIG.66.0F38.W0 CD/r</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512ER</td>
<td>Computes approximate reciprocal square root ($&lt;2^{-28}$ relative error) of the scalar single-precision floating-point value from xmm3/m32 and stores result in xmm1 with writemask k1. Also, upper 3 single-precision floating-point value (bits[127:32]) from xmm2 is copied to xmm1[127:32].</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Computes the reciprocal square root of the low float32 value in the second source operand (the third operand) and store the result to the destination operand (the first operand). The approximate reciprocal square root is evaluated with less than $2^{-28}$ of maximum relative error prior to final rounding. The final result is rounded to $<2^{-23}$ relative error before written to the low float32 element of the destination according to the writemask k1. Bits 127:32 of the destination is copied from the corresponding bits of the first source operand (the second operand).

If any source element is NaN, the quietized NaN source value is returned for that element. Negative (non-zero) source numbers, as well as $-\infty$, return the canonical NaN and set the Invalid Flag (#I).

A value of $-0$ must return $-\infty$ and set the DivByZero flags (#Z). Negative numbers should return NaN and set the Invalid flag (#I). Note however that the instruction flush input denormals to zero of the same sign, so negative denormals return $-\infty$ and set the DivByZero flag.

The first source operand is an XMM register. The second source operand is an XMM register or a 32-bit memory location. The destination operand is a XMM register.

**Operation**

**VRSQRT28SS (EVEX encoded versions)**

```plaintext
IF k1[0] OR *no writemask* THEN
    DEST[31: 0] ← (1.0/ SQRT(SRC[31: 0]));
ELSE
    IF *merging-masking* ; merging-masking
        THEN *DEST[31: 0] remains unchanged*
        ELSE ; zeroing-masking
            DEST[31: 0] ← 0
    FI;
FI;
ENDFOR;
DEST[MAX_VL-1:128] ← 0
```

**Ref. # 319433-023**

7-21
**Table 7-10. VRSQRT28SS Special Cases**

<table>
<thead>
<tr>
<th>Input value</th>
<th>Result value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAN</td>
<td>QNaN(input)</td>
<td>If (SRC = SNaN) then #I</td>
</tr>
<tr>
<td>X = 2^{-2n}</td>
<td>2^n</td>
<td></td>
</tr>
<tr>
<td>X &lt; 0</td>
<td>QNaN_indefinite</td>
<td>Including -INF</td>
</tr>
<tr>
<td>X = -0 or negative denormal</td>
<td>-INF</td>
<td>#Z</td>
</tr>
<tr>
<td>X = +0 or positive denormal</td>
<td>+INF</td>
<td>#Z</td>
</tr>
<tr>
<td>X = +INF</td>
<td>+0</td>
<td></td>
</tr>
</tbody>
</table>

**Intel C/C++ Compiler Intrinsic Equivalent**

VRSQRT28SS __m128 __mm_rsqrt28_round_ss(__m128 a, __m128 b, int sae);
VRSQRT28SS __m128 __mm512_mask_rsqrt28_round_ss(__m128 s, __mmask8 m, __m128 a, __m128 b, int sae);
VRSQRT28SS __m128 __mm512_maskz_rsqrt28_round_ss(__mmask8 m, __m128 a, __m128 b, int sae);

**SIMD Floating-Point Exceptions**

Invalid (if SNaN input), Divide-by-zero

**Other Exceptions**

See Exceptions Type E3.
VGATHERPFODPS/VGATHERPFQPS/VGATHERPFODPD/VGATHERPFQPD—Sparse Prefetch
Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W0 C6 /vsib VGATHERPFODPS vm32z {k1}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T0 hint.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 C7 /vsib VGATHERPFQPS vm64z {k1}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T0 hint.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 C6 /vsib VGATHERPFODPD vm32y {k1}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T0 hint.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 C7 /vsib VGATHERPFQPDQ vm64z {k1}</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T0 hint.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Lines prefetched are loaded into a location in the cache hierarchy specified by a locality hint (T0):

- T0 (temporal data)—prefetch data into the first level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

1. The prefetches may happen in any order (or not at all). The instruction is a hint.
2. The mask is left unchanged.
3. Not valid with 16-bit effective addresses. Will deliver a #UD fault.
4. No FP nor memory faults may be produced by this instruction.
5. Prefetches do not handle cache line splits
6. A #UD is signaled if the memory operand is encoded without the SIB byte.

Operation

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a vector register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement
PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

VGATHERPF0DPS (EVEX encoded version)

(\(KL, VL\) = (16, 512))
FOR \(j\) ← 0 TO \(KL-1\)
  \(i\) ← \(j \times 32\)
  IF \(k1[j]\)
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=0, RFO = 0)
  FI;
ENDFOR

VGATHERPF0DPD (EVEX encoded version)

(\(KL, VL\) = (8, 512))
FOR \(j\) ← 0 TO \(KL-1\)
  \(i\) ← \(j \times 64\)
  \(k\) ← \(j \times 32\)
  IF \(k1[j]\)
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=0, RFO = 0)
  FI;
ENDFOR

VGATHERPF0QPS (EVEX encoded version)

(\(KL, VL\) = (8, 256))
FOR \(j\) ← 0 TO \(KL-1\)
  \(i\) ← \(j \times 64\)
  IF \(k1[j]\)
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=0, RFO = 0)
  FI;
ENDFOR

VGATHERPF0QPD (EVEX encoded version)

(\(KL, VL\) = (8, 512))
FOR \(j\) ← 0 TO \(KL-1\)
  \(i\) ← \(j \times 64\)
  \(k\) ← \(j \times 64\)
  IF \(k1[j]\)
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=0, RFO = 0)
  FI;
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalent

\(\text{VGATHERPF0DPD void } \_\_m512\_\_mask\_\_prefetch\_i32\_\_gather\_pd(\_\_m256i \ vdx, \_\_mmask8 m, void * base, int scale, int hint);\)
\(\text{VGATHERPF0DPD void } \_\_m512\_\_mask\_\_prefetch\_i32\_\_gather\_ps(\_\_m512i \ vdx, \_\_mmask16 m, void * base, int scale, int hint);\)
\(\text{VGATHERPF0QPD void } \_\_m512\_\_mask\_\_prefetch\_i64\_\_gather\_pd(\_\_m512i \ vdx, \_\_mmask8 m, void * base, int scale, int hint);\)
\(\text{VGATHERPF0QPD void } \_\_m512\_\_mask\_\_prefetch\_i64\_\_gather\_ps(\_\_m512i \ vdx, \_\_mmask8 m, void * base, int scale, int hint);\)

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type E12NP.
VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W0 C6 /2 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T1 hint.</td>
</tr>
<tr>
<td>VGATHERPF1DPS vm32z {k1}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 C7 /2 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using opmask k1 and T1 hint.</td>
</tr>
<tr>
<td>VGATHERPF1QPS vm64z {k1}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 C6 /2 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T1 hint.</td>
</tr>
<tr>
<td>VGATHERPF1DPD vm32y {k1}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 C7 /2 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using opmask k1 and T1 hint.</td>
</tr>
<tr>
<td>VGATHERPF1QPD vm64z {k1}</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Lines prefetched are loaded into a location in the cache hierarchy specified by a locality hint (T1):

- T1 (temporal data)—prefetch data into the second level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

1. The prefetches may happen in any order (or not at all). The instruction is a hint.
2. The mask is left unchanged.
3. Not valid with 16-bit effective addresses. Will deliver a #UD fault.
4. No FP nor memory faults may be produced by this instruction.
5. Prefetches do not handle cache line splits
6. A #UD is signaled if the memory operand is encoded without the SIB byte.

**Operation**

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a vector register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement
PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’, a request for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

VGATHERPF1DPS (EVEX encoded version)
(KL, VL) = (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=1, RFO = 0)
  FI;
ENDFOR

VGATHERPF1DPD (EVEX encoded version)
(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=1, RFO = 0)
  FI;
ENDFOR

VGATHERPF1QPS (EVEX encoded version)
(KL, VL) = (8, 256)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[i]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=1, RFO = 0)
  FI;
ENDFOR

VGATHERPF1QPD (EVEX encoded version)
(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 64
  IF k1[j]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=1, RFO = 0)
  FI;
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalent
VGATHERPF1DPD void _mm512_mask_prefetch_i32gather_pd(__m256i vdx, __mmask8 m, void * base, int scale, int hint);
VGATHERPF1DPS void _mm512_mask_prefetch_i32gather_ps(__m512i vdx, __mmask16 m, void * base, int scale, int hint);
VGATHERPF1QPD void _mm512_mask_prefetch_i64gather_pd(__m512i vdx, __mmask8 m, void * base, int scale, int hint);
VGATHERPF1QPS void _mm512_mask_prefetch_i64gather_ps(__m512i vdx, __mmask8 m, void * base, int scale, int hint);

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type E12NP.
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W0 C6 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T0 hint with intent to write.</td>
</tr>
<tr>
<td>VSCATTERPF0DPS vm32z (k1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 C7 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T0 hint with intent to write.</td>
</tr>
<tr>
<td>VSCATTERPF0QPS vm64z (k1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 C6 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T0 hint with intent to write.</td>
</tr>
<tr>
<td>VSCATTERPF0DPD vm32y (k1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 C7 /vsib</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T0 hint with intent to write.</td>
</tr>
<tr>
<td>VSCATTERPF0QPD vm64z (k1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB:index</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Cache lines will be brought into exclusive state (RFO) specified by a locality hint (T0):
- T0 (temporal data)—prefetch data into the first level cache.

[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

[PD data] For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:
1. The prefetches may happen in any order (or not at all). The instruction is a hint.
2. The mask is left unchanged.
3. Not valid with 16-bit effective addresses. Will deliver a #UD fault.
4. No FP nor memory faults may be produced by this instruction.
5. Prefetches do not handle cache line splits
6. A #UD is signaled if the memory operand is encoded without the SIB byte.

Operation

BASE_ADDR stands for the memory operand base address (a GPR); may not exist
VINDEX stands for the memory operand vector of indices (a vector register)
SCALE stands for the memory operand scalar (1, 2, 4 or 8)
DISP is the optional 1, 2 or 4 byte displacement
PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

Ref. # 319433-023
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

VSCATTERPF0DPS (EVEX encoded version)
(KL, VL) = (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j]
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=0, RFO = 1)
  FI;
ENDFOR

VSCATTERPF0DPD (EVEX encoded version)
(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j]
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=0, RFO = 1)
  FI;
ENDFOR

VSCATTERPF0QPS (EVEX encoded version)
(KL, VL) = (8, 256)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j]
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=0, RFO = 1)
  FI;
ENDFOR

VSCATTERPF0QPD (EVEX encoded version)
(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 64
  IF k1[j]
    Prefetch( [BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=0, RFO = 1)
  FI;
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalent
VSCATTERPF0DPS void __mm512_prefetch_i32scatter_pd(void *base, __m256i vdx, int scale, int hint);
VSCATTERPF0DPS void __mm512_mask_prefetch_i32scatter_pd(void *base, __mmask8 m, __m256i vdx, int scale, int hint);
VSCATTERPF0DPS void __mm512_prefetch_i32scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF0DPS void __mm512_mask_prefetch_i32scatter_ps(void *base, __mmask16 m, __m512i vdx, int scale, int hint);
VSCATTERPF0DPS void __mm512_prefetch_i64scatter_pd(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF0DPS void __mm512_mask_prefetch_i64scatter_pd(void *base, __mmask8 m, __m512i vdx, int scale, int hint);
VSCATTERPF0DPS void __mm512_mask_prefetch_i64scatter_ps(void *base, __mmask8 m, __m512i vdx, int scale, int hint);
VSCATTERPF0DPS void __mm512_mask_prefetch_i64scatter_ps(void *base, __mmask8 m, __m512i vdx, int scale, int hint);

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type E12NP.
VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write

### Description

The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only be prefetched if their corresponding mask bit is one.

Cache lines will be brought into exclusive state (RFO) specified by a locality hint (T1):

- **T1** (temporal data)—prefetch data into the second level cache.

For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruction will prefetch eight values.

For dword and qword indices, the instruction will prefetch eight memory locations.

Note that:

1. The prefetches may happen in any order (or not at all). The instruction is a hint.
2. The mask is left unchanged.
3. Not valid with 16-bit effective addresses. Will deliver a #UD fault.
4. No FP nor memory faults may be produced by this instruction.
5. Prefetches do not handle cache line splits
6. A #UD is signaled if the memory operand is encoded without the SIB byte.

### Operation

**BASE_ADDR** stands for the memory operand base address (a GPR); may not exist
**VINDEX** stands for the memory operand vector of indices (a vector register)
**SCALE** stands for the memory operand scalar (1, 2, 4 or 8)
**DISP** is the optional 1, 2 or 4 byte displacement
**PREFETCH(mem, Level, State)** Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1S</td>
<td>BaseReg (R): VSIB:base, VectorReg(R): VSIB: index</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Opcode/Instruction

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.512.66.0F38.W0 /vsib VSCATTERPF1DPS vm32z (k1)</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T1 hint with intent to write.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 /vsib VSCATTERPF1QPS vm64z (k1)</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing single-precision data using writemask k1 and T1 hint with intent to write.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 /vsib VSCATTERPF1DPD vm32y (k1)</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed dword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T1 hint with intent to write.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 /vsib VSCATTERPF1QPD vm64z (k1)</td>
<td>T1S</td>
<td>V/V</td>
<td>AVX512PF</td>
<td>Using signed qword indices, prefetch sparse byte memory locations containing double-precision data using writemask k1 and T1 hint with intent to write.</td>
</tr>
</tbody>
</table>
ADDITIONAL 512-BIT INSTRUCTION EXTENSIONS

VSCATTERPF1DPS (EVEX encoded version)
(KL, VL) = (16, 512)
FOR j ← 0 TO KL-1
  i ← j * 32
  IF k1[j]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[i+31:i]) * SCALE + DISP], Level=1, RFO = 1)
  FI;
ENDFOR

VSCATTERPF1DPD (EVEX encoded version)
(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 32
  IF k1[j]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[k+31:k]) * SCALE + DISP], Level=1, RFO = 1)
  FI;
ENDFOR

VSCATTERPF1QPS (EVEX encoded version)
(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  IF k1[j]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[i+63:i]) * SCALE + DISP], Level=1, RFO = 1)
  FI;
ENDFOR

VSCATTERPF1QPD (EVEX encoded version)
(KL, VL) = (8, 512)
FOR j ← 0 TO KL-1
  i ← j * 64
  k ← j * 64
  IF k1[j]
    Prefetch([BASE_ADDR + SignExtend(VINDEX[k+63:k]) * SCALE + DISP], Level=1, RFO = 1)
  FI;
ENDFOR

Intel C/C++ Compiler Intrinsic Equivalent
VSCATTERPF1DPD void __m512iscatter_pd(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF1DPD void __m512maskscatter_pd(void *base, __mmask8 m, __m512i vdx, int scale, int hint);
VSCATTERPF1DPS void __m512scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF1DPS void __m512maskscatter_ps(void *base, __mmask16 m, __m512i vdx, int scale, int hint);
VSCATTERPF1QPD void __m512scatter_pd(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF1QPD void __m512maskscatter_pd(void *base, __mmask8 m, __m512i vdx, int scale, int hint);
VSCATTERPF1QPS void __m512scatter_ps(void *base, __m512i vdx, int scale, int hint);
VSCATTERPF1QPS void __m512maskscatter_ps(void *base, __mmask8 m, __m512i vdx, int scale, int hint);

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type E12NP.
8.1 OVERVIEW

This chapter describes a family of instruction extensions that target the acceleration of the Secure Hash Algorithm (SHA), specifically the SHA-1 and SHA-256 variants. The instruction syntax generally has two operands (in one case there is an implicit xmm0 register operand, in another a third immediate operand), where the first operand is an XMM register that provides the source as input and is the destination storing the result as well. The second source can be an XMM register or a 16-Byte aligned 128-bit memory location. In 64-bit mode, using a REX prefix in the form REX.R permits the instructions to access additional registers (XMM8-XMM15). The SHA extensions do not update any arithmetic flags and are valid in 32 and 64-bit modes. Exception behavior of the SHA extensions follows type 4 defined in Chapter 2 of *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A*.

8.2 DETECTION OF INTEL SHA EXTENSIONS

A processor supports Intel SHA extensions if CPUID.(EAX=07H, ECX=0):EBX.SHA [bit 29] = 1. The SHA extensions require only XMM state support on operating systems, similar to SSE2 instructions.

8.2.1 Common Transformations and Primitive Functions

The following primitive functions and transformations are used in the algorithmic descriptions of SHA1 and SHA256 instruction extensions SHA1NEXTE, SHA1RND54, SHA1MSG1, SHA1MSG2, SHA256RND54, SHA256MSG1 and SHA256MSG2. The operands of these primitives and transformation are generally 32-bit DWORD integers.

- **f0():** A bit oriented logical operation that derives a new dword from three SHA1 state variables (dword). This function is used in SHA1 round 1 to 20 processing.
  \[ f0(B,C,D) \leftarrow (B \text{ AND } C) \text{ XOR } (\text{NOT}(B) \text{ AND } D) \]

- **f1():** A bit oriented logical operation that derives a new dword from three SHA1 state variables (dword). This function is used in SHA1 round 21 to 40 processing.
  \[ f1(B,C,D) \leftarrow B \text{ XOR } C \text{ XOR } D \]

- **f2():** A bit oriented logical operation that derives a new dword from three SHA1 state variables (dword). This function is used in SHA1 round 41 to 60 processing.
  \[ f2(B,C,D) \leftarrow (B \text{ AND } C) \text{ XOR } (B \text{ AND } D) \text{ XOR } (C \text{ AND } D) \]

- **f3():** A bit oriented logical operation that derives a new dword from three SHA1 state variables (dword). This function is used in SHA1 round 61 to 80 processing. It is the same as f1().
  \[ f3(B,C,D) \leftarrow B \text{ XOR } C \text{ XOR } D \]

- **Ch():** A bit oriented logical operation that derives a new dword from three SHA256 state variables (dword).
  \[ \text{Ch}(E,F,G) \leftarrow (E \text{ AND } F) \text{ XOR } (\text{NOT } E) \text{ AND } G \]

- **Maj():** A bit oriented logical operation that derives a new dword from three SHA256 state variables (dword).
  \[ \text{Maj}(A,B,C) \leftarrow (A \text{ AND } B) \text{ XOR } (A \text{ AND } C) \text{ XOR } (B \text{ AND } C) \]

ROR is rotate right operation
INTEL® SHA EXTENSIONS


ROL is rotate left operation
(A ROL N) ← A ROR (Width-N)

SHR is the right shift operation
(A SHR N) ← ZEROES[N-1:0] || A[Width-1:N]

• \( \Sigma_0(\cdot) \): A bit oriented logical and rotational transformation performed on a dword SHA256 state variable.
  \( \Sigma_0(A) ← (A \text{ ROR} 2) \text{ XOR} (A \text{ ROR} 13) \text{ XOR} (A \text{ ROR} 22) \)

• \( \Sigma_1(\cdot) \): A bit oriented logical and rotational transformation performed on a dword SHA256 state variable.
  \( \Sigma_1(E) ← (E \text{ ROR} 6) \text{ XOR} (E \text{ ROR} 11) \text{ XOR} (E \text{ ROR} 25) \)

• \( \sigma_0(\cdot) \): A bit oriented logical and rotational transformation performed on a SHA256 message dword used in the message scheduling.
  \( \sigma_0(W) ← (W \text{ ROR} 7) \text{ XOR} (W \text{ ROR} 18) \text{ XOR} (W \text{ SHR} 3) \)

• \( \sigma_1(\cdot) \): A bit oriented logical and rotational transformation performed on a SHA256 message dword used in the message scheduling.
  \( \sigma_1(W) ← (W \text{ ROR} 17) \text{ XOR} (W \text{ ROR} 19) \text{ XOR} (W \text{ SHR} 10) \)

• \( K_i \): SHA1 Constants dependent on immediate i.
  \( K0 = 0x5A827999 \)
  \( K1 = 0x6ED9EBA1 \)
  \( K2 = 0X8F1BBCDC \)
  \( K3 = 0xCA62C1D6 \)

8.3 SHA EXTENSIONS REFERENCE
SHA1RNDS4—Perform Four Rounds of SHA1 Operation

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 3A CC / r ib</td>
<td>RMI</td>
<td>V/V</td>
<td>SHA</td>
<td>Performs four rounds of SHA1 operation operating on SHA1 state (A,B,C,D) from xmm1, with a pre-computed sum of the next 4 round message dwords and state variable E from xmm2/m128. The immediate byte controls logic functions and round constants</td>
</tr>
<tr>
<td>SHA1RNDS4 xmm1, xmm2/m128, imm8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Imm8</td>
</tr>
</tbody>
</table>

### Description

The SHA1RNDS4 instruction performs four rounds of SHA1 operation using an initial SHA1 state (A,B,C,D) from the first operand (which is a source operand and the destination operand) and some pre-computed sum of the next 4 round message dwords, and state variable E from the second operand (a source operand). The updated SHA1 state (A,B,C,D) after four rounds of processing is stored in the destination operand.

### Operation

**SHA1RNDS4**

The function f() and Constant K are dependent on the value of the immediate.

```
IF ( imm8[1:0] = 0 )
    THEN f() ← f0(), K ← K0;
ELSE IF ( imm8[1:0] = 1 )
    THEN f() ← f1(), K ← K1;
ELSE IF ( imm8[1:0] = 2 )
    THEN f() ← f2(), K ← K2;
ELSE IF ( imm8[1:0] = 3 )
    THEN f() ← f3(), K ← K3;
FI;
```

A ← SRC1[127:96];
B ← SRC1[95:64];
C ← SRC1[63:32];
D ← SRC1[31:0];
W0E ← SRC2[127:96];
W1 ← SRC2[95:64];
W2 ← SRC2[63:32];
W3 ← SRC2[31:0];

Round i = 0 operation:
A_1 ← f (B, C, D) + (A ROL 5) + W0E + K;
B_1 ← A;
C_1 ← B ROL 30;
D_1 ← C;
E_1 ← D;

FOR i = 1 to 3
    A_(i +1) ← f (B_i, C_i, D_i) + (A_i ROL 5) + W_i + E_i + K;
    B_(i +1) ← A_i;
```
INTEL® SHA EXTENSIONS

\[
\begin{align*}
C_{(i +1)} & \leftarrow B_i \text{ ROL } 30; \\
D_{(i +1)} & \leftarrow C_i; \\
E_{(i +1)} & \leftarrow D_i;
\end{align*}
\]

ENDFOR

\[
\begin{align*}
\text{DEST}[127:96] & \leftarrow A_4; \\
\text{DEST}[95:64] & \leftarrow B_4; \\
\text{DEST}[63:32] & \leftarrow C_4; \\
\text{DEST}[31:0] & \leftarrow D_4;
\end{align*}
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

SHA1RND4: __m128i _mm_sha1rnds4_epu32(__m128i, __m128i, const int);

**Flags Affected**

None

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type 4.
SHA1NEXTE—Calculate SHA1 State Variable E after Four Rounds

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 C8 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SHA</td>
<td>Calculates SHA1 state variable E after four rounds of operation from the current SHA1 state variable A in xmm1. The calculated value of the SHA1 state variable E is added to the scheduled dwords in xmm2/m128, and stored with some of the scheduled dwords in xmm1</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

The SHA1NEXTE calculates the SHA1 state variable E after four rounds of operation from the current SHA1 state variable A in the destination operand. The calculated value of the SHA1 state variable E is added to the source operand, which contains the scheduled dwords.

**Operation**

**SHA1NEXTE**

\[
\text{TMP} \leftarrow \text{SRC1}[127:96] \text{ ROL 30}; \\
\text{DEST}[127:96] \leftarrow \text{SRC2}[127:96] + \text{TMP}; \\
\text{DEST}[95:64] \leftarrow \text{SRC2}[95:64]; \\
\text{DEST}[63:32] \leftarrow \text{SRC2}[63:32]; \\
\text{DEST}[31:0] \leftarrow \text{SRC2}[31:0];
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

SHA1NEXTE: __m128i _mm_sha1nexte_epu32(__m128i, __m128i);

**Flags Affected**

None

**SIMD Floating-Point Exceptions**

None

**Other Exceptions**

See Exceptions Type 4.
SHA1MSG1—Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 C9 /r</td>
<td>RM</td>
<td>V/V</td>
<td>SHA</td>
<td>Performs an intermediate calculation for the next four SHA1 message dwords using previous message dwords from xmm1 and xmm2/m128, storing the result in xmm1</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

The SHA1MSG1 instruction is one of two SHA1 message scheduling instructions. The instruction performs an intermediate calculation for the next four SHA1 message dwords.

Operation

**SHA1MSG1**

W0 ← SRC1[127:96];
W1 ← SRC1[95:64];
W2 ← SRC1[63:32];
W3 ← SRC1[31:0];
W4 ← SRC2[127:96];
W5 ← SRC2[95:64];

DEST[127:96] ← W2 XOR W0;
DEST[95:64] ← W3 XOR W1;
DEST[63:32] ← W4 XOR W2;
DEST[31:0] ← W5 XOR W3;

Intel C/C++ Compiler Intrinsic Equivalent

SHA1MSG1: __m128i _mm_sha1msg1_epu32(__m128i, __m128i);

Flags Affected

None

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4.
SHA1MSG2—Perform a Final Calculation for the Next Four SHA1 Message Dwords

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>0p/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 CA/r SHA1MSG2 xmm1, xmm2/m128</td>
<td>RM</td>
<td>V/V</td>
<td>SHA</td>
<td>Performs the final calculation for the next four SHA1 message dwords using intermediate results from xmm1 and the previous message dwords from xmm2/m128, storing the result in xmm1</td>
</tr>
</tbody>
</table>

## Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

The SHA1MSG2 instruction is one of two SHA1 message scheduling instructions. The instruction performs the final calculation to derive the next four SHA1 message dwords.

### Operation

**SHA1MSG2**

\[
\begin{align*}
W_{13} & \leftarrow \text{SRC2}[95:64]; \\
W_{14} & \leftarrow \text{SRC2}[63:32]; \\
W_{15} & \leftarrow \text{SRC2}[31:0]; \\
W_{16} & \leftarrow (\text{SRC1}[127:96] \text{ XOR } W_{13}) \text{ ROL 1}; \\
W_{17} & \leftarrow (\text{SRC1}[95:64] \text{ XOR } W_{14}) \text{ ROL 1}; \\
W_{18} & \leftarrow (\text{SRC1}[63:32] \text{ XOR } W_{15}) \text{ ROL 1}; \\
W_{19} & \leftarrow (\text{SRC1}[31:0] \text{ XOR } W_{16}) \text{ ROL 1}; \\
\text{DEST}[127:96] & \leftarrow W_{16}; \\
\text{DEST}[95:64] & \leftarrow W_{17}; \\
\text{DEST}[63:32] & \leftarrow W_{18}; \\
\text{DEST}[31:0] & \leftarrow W_{19};
\end{align*}
\]

### Intel C/C++ Compiler Intrinsic Equivalent

SHA1MSG2: __m128i _mm_sha1msg2_epu32(__m128i, __m128i);

### Flags Affected

None

### SIMD Floating-Point Exceptions

None

### Other Exceptions

See Exceptions Type 4.
SHA256RNDS2—Perform Two Rounds of SHA256 Operation

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode</th>
<th>CPUID Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 CB /r</td>
<td>RM0</td>
<td>V/V</td>
<td>SHA</td>
<td>Perform 2 rounds of SHA256 operation using an initial SHA256 state (C,D,G,H) from xmm1, an initial SHA256 state (A,B,E,F) from xmm2/m128, and a pre-computed sum of the next 2 round message dwords and the corresponding round constants from the implicit operand XMM0, storing the updated SHA256 state (A,B,E,F) result in xmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMI</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>Implicit XMM0 (r)</td>
</tr>
</tbody>
</table>

Description

The SHA256RNDS2 instruction performs 2 rounds of SHA256 operation using an initial SHA256 state (C,D,G,H) from the first operand, an initial SHA256 state (A,B,E,F) from the second operand, and a pre-computed sum of the next 2 round message dwords and the corresponding round constants from the implicit operand XMM0. Note that only the two lower dwords of XMM0 are used by the instruction.

The updated SHA256 state (A,B,E,F) is written to the first operand, and the second operand can be used as the updated state (C,D,G,H) in later rounds.

Operation

SHA256RNDS2

\[
\begin{align*}
A_0 & \leftarrow \text{SRC2}[127:96]; \\
B_0 & \leftarrow \text{SRC2}[95:64]; \\
C_0 & \leftarrow \text{SRC1}[127:96]; \\
D_0 & \leftarrow \text{SRC1}[95:64]; \\
E_0 & \leftarrow \text{ SRC2}[63:32]; \\
F_0 & \leftarrow \text{SRC2}[31:0]; \\
G_0 & \leftarrow \text{SRC1}[63:32]; \\
H_0 & \leftarrow \text{SRC1}[31:0]; \\
WK_0 & \leftarrow \text{XMM0}[31:0]; \\
WK_1 & \leftarrow \text{XMM0}[63:32];
\end{align*}
\]

\[
\text{FOR } i = 0 \text{ to } 1 \\
\begin{align*}
A_{i+1} & \leftarrow \text{Ch} (E_i, F_i, G_i) + \Sigma_1(E_i) + WK_i + H_i + \text{Maj}(A_i, B_i, C_i) + \Sigma_0(A_i); \\
B_{i+1} & \leftarrow A_i; \\
C_{i+1} & \leftarrow B_i; \\
D_{i+1} & \leftarrow C_i; \\
E_{i+1} & \leftarrow \text{Ch} (E_i, F_i, G_i) + \Sigma_1(E_i) + WK_i + H_i + D_i; \\
F_{i+1} & \leftarrow E_i; \\
G_{i+1} & \leftarrow F_i; \\
H_{i+1} & \leftarrow G_i;
\end{align*}
\]

ENDFOR

\[
\text{DEST}[127:96] \leftarrow A_2; \\
\text{DEST}[95:64] \leftarrow B_2; \\
\text{DEST}[63:32] \leftarrow E_2; \\
\text{DEST}[31:0] \leftarrow F_2;
\]
Intel C/C++ Compiler Intrinsic Equivalent
SHA256RND2: __m128i _mm_sha256rnds2_epu32(__m128i, __m128i, __m128i);

Flags Affected
None

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4.
SHA256MSG1—Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 CC /r</td>
<td>RM</td>
<td>V/V</td>
<td>SHA</td>
<td>Performs an intermediate calculation for the next four SHA256 message dwords using previous message dwords from xmm1 and xmm2/m128, storing the result in xmm1</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description
The SHA256MSG1 instruction is one of two SHA256 message scheduling instructions. The instruction performs an intermediate calculation for the next four SHA256 message dwords.

Operation
SHA256MSG1

\[
\begin{align*}
W4 & \leftarrow SRC2[31:0]; \\
W3 & \leftarrow SRC1[127:96]; \\
W2 & \leftarrow SRC1[95:64]; \\
W1 & \leftarrow SRC1[63:32]; \\
W0 & \leftarrow SRC1[31:0]; \\
\end{align*}
\]

\[
\begin{align*}
\text{DEST}[127:96] & \leftarrow W3 + \sigma_0( W4); \\
\text{DEST}[95:64] & \leftarrow W2 + \sigma_0( W3); \\
\text{DEST}[63:32] & \leftarrow W1 + \sigma_0( W2); \\
\text{DEST}[31:0] & \leftarrow W0 + \sigma_0( W1); \\
\end{align*}
\]

Intel C/C++ Compiler Intrinsic Equivalent
SHA256MSG1: __m128i _mm_sha256msg1_epu32(__m128i, __m128i); 

Flags Affected
None

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4.
SHA256MSG2—Perform a Final Calculation for the Next Four SHA256 Message Dwords

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 CD /r</td>
<td>RM</td>
<td>V/V</td>
<td>SHA</td>
<td>Performs the final calculation for the next four SHA256 message dwords using previous message dwords from xmm1 and xmm2/m128, storing the result in xmm1</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

The SHA256MSG2 instruction is one of two SHA2 message scheduling instructions. The instruction performs the final calculation for the next four SHA256 message dwords.

### Operation

**SHA256MSG2**

\[ W_{14} \leftarrow SRC2[95:64]; \]
\[ W_{15} \leftarrow SRC2[127:96]; \]
\[ W_{16} \leftarrow SRC1[31:0] + \sigma_1(W_{14}); \]
\[ W_{17} \leftarrow SRC1[63:32] + \sigma_1(W_{15}); \]
\[ W_{18} \leftarrow SRC1[95:64] + \sigma_1(W_{16}); \]
\[ W_{19} \leftarrow SRC1[127:96] + \sigma_1(W_{17}); \]
\[ DEST[127:96] \leftarrow W_{19}; \]
\[ DEST[95:64] \leftarrow W_{18}; \]
\[ DEST[63:32] \leftarrow W_{17}; \]
\[ DEST[31:0] \leftarrow W_{16}; \]

**Intel C/C++ Compiler Intrinsic Equivalent**

SHA256MSG2 : __m128i _mm_sha256msg2_epu32(__m128i, __m128i);

### Flags Affected

None

### SIMD Floating-Point Exceptions

None

### Other Exceptions

See Exceptions Type 4.
This page was intentionally left blank.
This chapter describes additional new instructions for future Intel 64 processors.

9.1 INSTRUCTION FORMAT
The format used for describing each instruction as in the example below is described in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A.

9.2 INSTRUCTION SET REFERENCE
PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to Write and T1 Hint

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 0D /2 PREFETCHWT1 m8</td>
<td>M</td>
<td>V/V</td>
<td>PREFETCHWT1</td>
<td>Move data from m8 closer to the processor using T1 hint with intent to write.</td>
</tr>
</tbody>
</table>

**Description**

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by an intent to write hint (so that data is brought into 'Exclusive' state via a request for ownership) and a locality hint:

- **T1** (temporal data with respect to first level cache)—prefetch data into the second level cache.

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.

The PREFETCHh instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCHh instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCHh instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHh instruction is also unordered with respect to CLFLUSH instructions, other PREFETCHh instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

Prefetch (m8, Level = 1, EXCLUSIVE=1);

**Flags Affected**

All flags are affected

**C/C++ Compiler Intrinsic Equivalent**

void _mm_prefetch( char const *, int hint= _MM_HINT_ET1);
Real-Address Mode Exceptions
#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
#UD If the LOCK prefix is used.

64-Bit Mode Exceptions
#UD If the LOCK prefix is used.
This page was intentionally left blank.
This chapter describes new instructions for future Intel processor generations that provide enhancements in application memory operation and the use of persistent memory.

10.1 DETECTION OF NEW INSTRUCTIONS

Hardware support for CLFLUSHOPT is indicated by:
- CPUID.(EAX=07H, ECX=0H):EBX.CLFLUSHOPT[bit 23]=1 indicates the processor supports CLFLUSHOPT instruction.

Hardware support for CLWB is indicated by:
- CPUID.(EAX=07H, ECX=0H):EBX.CLWB[bit 24]=1 indicates the processor supports CLWB instruction.

Software query the availability of PCOMMIT by examining:
- CPUID.(EAX=07H, ECX=0H):EBX.PCOMMIT[bit 22], If 1, indicates the processor supports PCOMMIT instruction.

10.2 PERSISTENT MEMORY

Persistent memory refers to Non-Volatile Memory (NVM) attached to the processor memory subsystem in a platform. Non-volatility may be achieved through the use of battery-backed volatile memory, or through non-volatile memory devices. The instruction set architecture enhancements described in this document is agnostic of the specific technology used to achieve non-volatility of memory. The enhancement is also agnostic to the specific usages of NVM, e.g. as fast paging device, block storage or cache emulation, or persistent memory. Support for specific persistent memory technologies is platform dependent.

10.2.1 Accessing Persistent Memory

Persistent memory is accessible to software just like normal volatile main memory (DRAM), through the processor’s load/store instructions. Accesses to persistent memory are subject to the same processor memory model (with respect to cacheability, coherency, processor memory ordering, memory types, etc.) as accesses to main volatile memory. This enables software to make use of the full breadth of the IA instruction set architecture to program persistent memory.

Since existing software (that works with volatile main memory) has no concept of associating persistence to memory, persistent memory is reported distinctly from volatile main memory to system software (via ACPI, EFI interfaces). Depending on the system software architecture, persistent memory may be managed by the operating system memory manager, or may be managed through a block driver or file system driver in the storage software stack.

10.2.2 Managing Persistence

Unlike volatile main memory, persistent memory may be used to store data durably, so that it is available across system failures and restarts. However, stores to persistent memory share the same volatile micro-architectural resources of the processor/platform as stores to volatile main memory. These include the processor store buffers, coherency caches (L1/L2/LLC etc.), any memory-side caches, on-chip and off-chip interconnect buffers, memory controller write buffers, etc. The data in a store to persistent memory becomes persistent (durable) only after it has either been written to the targeted non-volatile device, or to some intermediate power-fail protected storage/buffer. In case of a platform/power failure, the power-fail protection in the intermediate buffer guarantees that the residual energy/capacitance in the platform is utilized to drain written data to the backing non-volatile medium.
In order for software to make use of the persistence property of memory, software minimally needs the following support from the processor instruction set architecture:

1. **Failure atomicity for writes**: Failure atomicity refers to the maximum size (and alignment) of writes to persistent memory by software that is guaranteed to be atomic (all or nothing) in case of power or system failure. IA-32 and Intel-64 processors guarantee write atomicity for up to 64-bit accesses (aligned or unaligned) to cached memory that fit in a cache line (64-byte aligned region). For such writes, software can safely do in-place update of data in persistent memory and can assume all or nothing behavior. In-place updates of persistent memory helps improve performance, as software does not have to incur the overheads of copy-on-write or write-ahead-logging software techniques to guarantee write atomicity.

2. **Efficient cache flushing**: For performance reasons, accesses to persistent memory may be cached by the processor caches. While caches significantly improve memory access latencies and processor performance, caching requires software to ensure data from stores is indeed flushed from the volatile caches (written back to memory), as part of making it persistent. New optimized cache flush instructions that avoid the performance limitations of CLFLUSH are introduced. Section 10.4 provides the details of the CLFLUSHOPT and CLWB instructions.
   - CLFLUSHOPT is defined to provide efficient cache flushing.
   - CLWB instruction (Cache Line Write Back) writes back modified data of a cacheline similar to CLFLUSHOPT, but avoids invalidating the line from the cache (and instead transitions the line to non-modified state). CLWB attempts to minimize the compulsory cache miss if the same data is accessed temporally after the line is flushed.

3. **Committing to Persistence**: A store to persistent memory is not persistent until the store data reaches the non-volatile memory device or an intermediate power-fail protected buffer. While cache flushing ensures the data is out of the volatile caches, in modern platform architectures, the cache flush operation completes as soon as the modified data write back is posted to the memory subsystem write buffers (and before the data may have become persistent memory). Since the memory subsystem ensures the proper memory ordering rules are met (such as subsequent read of the written data is serviced from the write buffers), this posted behavior of writes is not visible to accesses to volatile memory. However this implies that to ensure writes to persistent memory are indeed committed to persistence, software needs to flush any volatile write buffers or caches in the memory subsystem. A new persistent commit instruction (PCOMMIT) is defined to commit write data queued in the memory subsystem to persistent memory. Section 10.4 provides the details of the PCOMMIT instruction.

4. **Non-temporal Store Optimization**: Software usages that require copying moderate to large amounts of data from volatile to persistent memory (or across persistent memory) may benefit from the weakly ordered non-temporal store operations (e.g., using MOVNTI instruction). Since the non-temporal store operations to write back mapped memory are guaranteed to always implicitly invalidate the line from the caches and issue the writes to memory (see Section 10.4.6.2. of Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1), software can benefit from not having to explicitly flushing the caches after such writes and instead simply fence the weakly ordered writes followed by a persistent commit operation as described in Section 10.4.

Additional information on platform support of persistent memory configuration is described in Section 10.5.

### 10.3 INSTRUCTION FORMAT

The format used for describing each instruction as in the example below is described in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A.
CLFLUSHOPT — Flush a Cache Line (THIS IS AN EXAMPLE)

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F AE /7 CLFLUSHOPT m8</td>
<td>M</td>
<td>V/V</td>
<td>CLFLUSHOPT</td>
<td>Flushes cache line containing m8.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>M</td>
<td>ModRM/r/m (r)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

### 10.4 INSTRUCTION SET REFERENCE
MEMORY INSTRUCTIONS

CLFLUSHOPT—Flush a Cache Line Optimized

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F AE /7, CLFLUSHOPT m8</td>
<td>M</td>
<td>V/V</td>
<td>CLFLUSHOPT</td>
<td>Flushes cache line containing m8.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>M</td>
<td>ModRM:r/m (w)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Writes back to memory the cache line (if dirty) that contains the linear address specified with the memory operand from any level of the cache hierarchy in the cache coherence domain. The line is always invalidated from the processor cache hierarchy. The source operand is a byte memory location.

The availability of CLFLUSHOPT instruction is indicated by the presence of the CPUID feature flag CLFLUSHOPT (bit 23 of the EBX register, see “CPUID — CPU Identification” in this chapter). The aligned cache line size affected is also indicated with the CPUID instruction (bits 8 through 15 of the EBX register when the initial value in the EAX register is 1).

The memory attribute of the page containing the affected line has no effect on the behavior of this instruction. It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type allowing for speculative reads (such as, the WB, WC, and WT memory types). PREFETCHh instructions can be used to provide the processor with hints for this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, the CLFLUSHOPT instruction is not ordered with respect to PREFETCHh instructions or any of the speculative fetching mechanisms (that is, data can be speculatively loaded into a cache line just before, during, or after the execution of a CLFLUSHOPT instruction that references the cache line).

CLFLUSHOPT instruction is ordered only by store-fencing operations. For example, software can use an SFENCE, MFENCE, XCHG, or LOCK-prefixed instructions to ensure that previous stores are included in the write-back. CLFLUSHOPT instruction need not be ordered by another CLFLUSHOPT or CLWB instruction. CLFLUSHOPT is implicitly ordered with older stores executed by the logical processor to the same cacheline address.

For usages that require efficient flushing of multiple cache lines, software is recommended to use CLFLUSHOPT (with appropriate fencing) instead of CLFLUSH for improved performance.

Executions of CLFLUSHOPT interact with executions of PCOMMIT. The PCOMMIT instruction operates on certain store-to-memory operations that have been accepted to memory (see description of “PCOMMIT—Persistent Commit” for additional information on accepted to memory). CLFLUSHOPT executed for the same cache line as an older store causes the store to become accepted to memory when the CLFLUSHOPT execution becomes globally visible.

The CLFLUSHOPT instruction can be used at all privilege levels and is subject to all permission checking and faults associated with a byte load. Like a load, the CLFLUSHOPT instruction sets the A bit but not the D bit in the page tables.

In some implementations, the CLFLUSHOPT instruction may always cause transactional abort with Transactional Synchronization Extensions (TSX). CLFLUSHOPT instruction is not expected to be commonly used inside typical transactional regions. However, programmers must not rely on CLFLUSHOPT instruction to force a transactional abort, since whether they cause transactional abort is implementation dependent.

Operation

Flush_Cache_Line_Optimized(m8);

Flags Affected

None.
C/C++ Compiler Intrinsic Equivalent
CLFLUSHOPT void __mml_ciflushopt(void const *p);

Protected Mode Exceptions
#UD If the LOCK prefix is used.
   If CPUID.(EAX=07H, ECX=0H):EBX.CLFLUSHOPT[bit 23] = 0.
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.

Real-Address Mode Exceptions
#UD If the LOCK prefix is used.
   If CPUID.(EAX=07H, ECX=0H):EBX.CLFLUSHOPT[bit 23] = 0.
#GP If any part of the operand lies outside the effective address space from 0 to FFFFH.

Virtual-8086 Mode Exceptions
Same exceptions as in real address mode.
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
#UD If the LOCK prefix is used.
   If CPUID.(EAX=07H, ECX=0H):EBX.CLFLUSHOPT[bit 23] = 0.
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
MEMORY INSTRUCTIONS

CLWB—Cache Line Write Back

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F AE /6</td>
<td>M</td>
<td>V/V</td>
<td>CLWB</td>
<td>Writes back modified cache line containing m8, and may retain the line in cache hierarchy in non-modified state.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>M</td>
<td>ModRMr/m (w)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Writes back to memory the cache line (if dirty) that contains the linear address specified with the memory operand from any level of the cache hierarchy in the cache coherence domain. The line may be retained in the cache hierarchy in non-modified state. Retaining the line in the cache hierarchy is a performance optimization (treated as a hint by hardware) to reduce the possibility of cache miss on a subsequent access. Hardware may choose to retain the line at any of the levels in the cache hierarchy, and in some cases, may invalidate the line from the cache hierarchy. The source operand is a byte memory location.

The availability of CLWB instruction is indicated by the presence of the CPUID feature flag CLWB (bit 24 of the EBX register, see “CPUID — CPU Identification” in this chapter). The aligned cache line size affected is also indicated with the CPUID instruction (bits 8 through 15 of the EBX register when the initial value in the EAX register is 1).

The memory attribute of the page containing the affected line has no effect on the behavior of this instruction. It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type allowing for speculative reads (such as, the WB, WC, and WT memory types). PREFETCHh instructions can be used to provide the processor with hints for this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, the CLWB instruction is not ordered with respect to PREFETCHh instructions or any of the speculative fetching mechanisms (that is, data can be speculatively loaded into a cache line just before, during, or after the execution of a CLWB instruction that references the cache line).

CLWB instruction is ordered only by store-fencing operations. For example, software can use an SFENCE, MFENCE, XCHG, or LOCK prefixed instructions to ensure that previous stores are included in the write-back. CLWB instruction need not be ordered by another CLWB or CLFLUSHOPT instruction. CLWB is implicitly ordered with older stores executed by the logical processor to the same address.

For usages that require only writing back modified data from cache lines to memory (do not require the line to be invalidated), and expect to subsequently access the data, software is recommended to use CLWB (with appropriate fencing) instead of CLFLUSH or CLFLUSHOPT for improved performance.

Executions of CLWB interact with executions of PCOMMIT. The PCOMMIT instruction operates on certain store-to-memory operations that have been accepted to memory. CLWB executed for the same cache line as an older store causes the store to become accepted to memory when the CLWB execution becomes globally visible.

The CLWB instruction can be used at all privilege levels and is subject to all permission checking and faults associated with a byte load. Like a load, the CLWB instruction sets the A bit but not the D bit in the page tables.

In some implementations, the CLWB instruction may always cause transactional abort with Transactional Synchronization Extensions (TSX). CLWB instruction is not expected to be commonly used inside typical transactional regions. However, programmers must not rely on CLWB instruction to force a transactional abort, since whether they cause transactional abort is implementation dependent.

Operation

Cache_Line_Write_Back(m8);

Flags Affected

None.
C/C++ Compiler Intrinsic Equivalent
CLWB void _mm_clwb(void const *p);

Protected Mode Exceptions
#UD If the LOCK prefix is used.
If CPUID.(EAX=07H, ECX=0H):EBX.CLWB[bit 24] = 0.
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.

Real-Address Mode Exceptions
#UD If the LOCK prefix is used.
If CPUID.(EAX=07H, ECX=0H):EBX.CLWB[bit 24] = 0.
#GP If any part of the operand lies outside the effective address space from 0 to FFFFH.

Virtual-8086 Mode Exceptions
Same exceptions as in real address mode.
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
#UD If the LOCK prefix is used.
If CPUID.(EAX=07H, ECX=0H):EBX.CLWB[bit 24] = 0.
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
MEMORY INSTRUCTIONS

PCOMMIT—Persistent Commit

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F AE F8 PCOMMIT</td>
<td>NP</td>
<td>V/V</td>
<td>PCOMMIT</td>
<td>Commits stores to persistent memory.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>OpCode/Operand Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op/En</td>
</tr>
<tr>
<td>NP</td>
</tr>
</tbody>
</table>

Description

The PCOMMIT instruction causes certain store-to-memory operations to persistent memory ranges to become persistent (power failure protected).\(^1\) Specifically, PCOMMIT applies to those stores that have been accepted to memory.

While all store-to-memory operations are eventually accepted to memory, the following items specify the actions software can take to ensure that they are accepted:

- Non-temporal stores to write-back (WB) memory and all stores to uncacheable (UC), write-combining (WC), and write-through (WT) memory are accepted to memory as soon as they are globally visible.
- If, after an ordinary store to write-back (WB) memory becomes globally visible, CLFLUSH, CLFLUSHOPT, or CLWB is executed for the same cache line as the store, the store is accepted to memory when the CLFLUSH, CLFLUSHOPT or CLWB execution itself becomes globally visible.

If PCOMMIT is executed after a store to a persistent memory range is accepted to memory, the store becomes persistent when the PCOMMIT becomes globally visible. This implies that, if an execution of PCOMMIT is globally visible when a later store to persistent memory is executed, that store cannot become persistent before the stores to which the PCOMMIT applies.

The following items detail the ordering between PCOMMIT and other operations:

- A logical processor does not ensure previous stores and executions of CLFLUSHOPT and CLWB (by that logical processor) are globally visible before commencing an execution of PCOMMIT. This implies that software must use appropriate fencing instruction (e.g., SFENCE) to ensure the previous stores-to-memory operations and CLFLUSHOPT and CLWB executions to persistent memory ranges are globally visible (so that they are accepted to memory), before executing PCOMMIT.
- A logical processor does not ensure that an execution of PCOMMIT is globally visible before commencing subsequent stores. Software that requires that such stores not become globally visible before PCOMMIT (e.g., because the younger stores must not become persistent before those committed by PCOMMIT) can ensure by using an appropriate fencing instruction (e.g., SFENCE) between PCOMMIT and the later stores.
- An execution of PCOMMIT is ordered with respect to executions of SFENCE, MFENCE, XCHG or LOCK-prefixed instructions, and serializing instructions (e.g., CPUID).
- Executions of PCOMMIT are not ordered with respect to load operations. Software can use MFENCE to order loads with PCOMMIT.
- Executions of PCOMMIT do not serialize the instruction stream.

The PCOMMIT instruction can be used at all privilege levels and the instruction’s operation is the same in non-64-bit modes and 64-bit mode.

---

1. A platform may support one or more persistent memory ranges and report those ranges to system software. The power-fail protection or persistence may be implemented through platform-specific means such as use of battery-backed volatile memory, use of non-volatile memory, etc.
In some implementations, the PCOMMIT instruction may always cause transactional abort with Transactional Synchronization Extensions (TSX). PCOMMIT instruction is not expected to be commonly used inside typical transactional regions. However, programmers must not rely on PCOMMIT instruction to force a transactional abort, since whether they cause transactional aborts is implementation dependent.

**Operation**
Commit_To_Persistence;

**Flags Affected**
None.

**C/C++ Compiler Intrinsic Equivalent**
PCOMMIT void _mm_pcommit(void );

**Exceptions (All Operating Modes)**
#UD If the LOCK prefix is used.
If CPUID.(EAX=07H, ECX=0H):EBX.PCOMMIT[bit 22] = 0.
10.5 PERSISTENT MEMORY CONFIGURATION AND ENUMERATION OF PLATFORM SUPPORT

Persistent memory configuration in a platform requires BIOS support to configure the memory controllers, memory devices (DIMMs), system address decoders etc., and to report persistent memory distinct from volatile main memory to system software. PCOMMIT execution is relevant on a platform only when the platform is configured with persistent memory.

In addition to requirement of BIOS to manage memory controllers, memory devices, and system address decoders, BIOS sets IA32_FEATURE_CONTROL.PCOMMIT_ENABLE[bit 19] and IA32_FEATURE_CONTROL.LOCK to indicate platform support of processor enumeration of PCOMMIT instruction using CPUID. Since the IA32_FEATURE_CONTROL MSR contains multiple feature enable bits, BIOS must lock the MSR only after all appropriate feature enable bits in IA32_FEATURE_CONTROL MSR are programmed.

On processors that supports PCOMMIT, PCOMMIT is enumerated through CPUID (CPUID.7.0.EBX[22]) only when the feature is enabled by BIOS. i.e., CPUID.(EAX=7, ECX=0):EBX[22] reflects the state of IA32_FEATURE_CONTROL[19] & IA32_FEATURE_CONTROL[0].

PCOMMIT execution will always #UD if CPUID.07H:EBX.PCOMMIT[bit 22] = 0.

10.6 PCOMMIT — VIRTUALIZATION SUPPORT

Persistent memory may be virtualized for software running inside a Virtual Machine (VM) by a Virtual Machine Monitor (VMM). Depending on usage models, the virtualization of persistent memory can take different forms, such as VMM simply partitioning up the persistent memory across one or more VMs, or emulating or over-committing persistent memory for a VM, or replicating persistent memory modifications to a remote node. Some of these usages may require direct execution of PCOMMIT by guest software running inside a VM, while other usages may require or benefit from VMM intercepting guest execution of PCOMMIT instruction.

To support such usages, a new secondary processor-based VM-execution control called “PCOMMIT exiting” (bit 21) is defined.

IA32_VMX_PROCBASED_CTLS2[53] (which enumerates support for the 1-setting of “PCOMMIT exiting”) is always the same as CPUID.07H:EBX.PCOMMIT[bit 22]. Thus, software can set “PCOMMIT exiting” to 1 if and only if the PCOMMIT instruction is enumerated via CPUID (which requires IA32_FEATURE_CONTROL[19] and IA32_FEATURE_CONTROL[0] to be both 1).

When IA32_VMX_PROCBASED_CTLS2[53] = 0, VM entry will fail early if "PCOMMIT exiting" is 1.

When 'PCOMMIT existing' execution control is set, PCOMMIT execution will cause VM exit with a new basic exit reason (41H) called "PCOMMIT".

10.7 PCOMMIT AND SGX INTERACTION

PCOMMIT execution within an enclave always #UD. This is regardless of CPUID enumeration and VM-execution control for PCOMMIT. The #UD happens with priority above any VM exit on PCOMMIT instruction execution.
INDEX

A
ADDPD - Add Packed Double-Precision Floating-Point Values 5-10
ADDPS- Add Packed Single-Precision Floating-Point Values 5-13
ADDSD- Add Scalar Double-Precision Floating-Point Values 5-16
ADDSS- Add Scalar Single-Precision Floating-Point Values 5-18
ANDNPD- Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values 5-35
ANDNPS- Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values 5-38
ANDPD- Bitwise Logical AND of Packed Double Precision Floating-Point Values 5-29
ANDPS- Bitwise Logical AND of Packed Single Precision Floating-Point Values 5-32

B
Brand information 2-32
  processor brand index 2-34
  processor brand string 2-32

C
Cache and TLB information 2-28
  Cache Inclusiveness 2-14
  CLFLUSH instruction
    CPUID flag 2-27
  CMOVcc flag 2-27
  CMOVcc instructions
    CPUID flag 2-27
  CMPPD- Compare Packed Double-Precision Floating-Point Values 5-60
  CMPPS- Compare Packed Single-Precision Floating-Point Values 5-67
  CMPSD- Compare Scalar Double-Precision Floating-Point Values 5-73
  CMPSS- Compare Scalar Single-Precision Floating-Point Values 5-77
  CMPXCHG16B instruction
    CPUID bit 2-25
  CMPXCHG8B instruction
    CPUID flag 2-27
  COMISD- Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS 5-82
  COMISS- Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS 5-84
  CPUID instruction 2-12, 2-27
    36-bit page size extension 2-27
    APIC on-chip 2-27
    basic CPUID information 2-13
    cache and TLB characteristics 2-13, 2-28
    CLFLUSH flag 2-27
    CLFLUSH instruction cache line size 2-23
    CMPXCHG16B flag 2-25
    CMPXCHG8B flag 2-27
    CPL qualified debug store 2-24
    debug extensions, CR4.DE 2-26
    debug store supported 2-27
    deterministic cache parameters leaf 2-13, 2-16, 2-17, 2-18
    extended function information 2-19
    feature information 2-26
    FPU on-chip 2-26
    FSAVE flag 2-27
    FXRSTOR flag 2-27
    HT technology flag 2-28
    IA-32e mode available 2-20
    input limits for EAX 2-21
    L1 Context ID 2-25
    local APIC physical ID 2-23
    machine check architecture 2-27
    machine check exception 2-27
    memory type range registers 2-27
    MONITOR feature information 2-31
    MONITOR/MWAIT flag 2-24
MONITOR/MWAIT leaf 2-14, 2-15, 2-16, 2-17, 2-19
MWAIT feature information 2-31
page attribute table 2-27
page size extension 2-26
performance monitoring features 2-31
physical address bits 2-20
physical address extension 2-27
power management 2-31, 2-32
processor brand index 2-23, 2-32
processor brand string 2-20, 2-32
processor serial number 2-27
processor type field 2-22
PTE global bit 2-27
RDMSR flag 2-26
returned in EBX 2-23
returned in ECX & EDX 2-23
self snoop 2-28
SpeedStep technology 2-24
SS2 extensions flag 2-28
SSE extensions flag 2-28
SSE3 extensions flag 2-24
SSSE3 extensions flag 2-24
SYSENTER flag 2-27
SYSEXIT flag 2-27
terminal management 2-31, 2-32
terminal monitor 2-24, 2-27, 2-28
time stamp counter 2-26
using CPUID 2-12
vendor ID string 2-21
version information 2-13, 2-30
virtual 8086 Mode flag 2-26
virtual address bits 2-20
WRMSR flag 2-26

CVTDQ2PD- Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values 5-100, 5-114, 5-118, 5-139, 5-141, 5-162, 5-166, 5-188, 5-190
CVTDQ2PS- Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values 5-103
CVTPD2DQ- Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers 5-106
CVTPD2PS- Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values 5-110
CVTPS2DQ- Convert Packed Single Precision Floating-Point Values to Packed Signed Doubleword Integer Values 5-127
CVTPS2DQ- Convert Packed Single Precision Floating-Point Values to Packed Singed Doubleword Integer Values 5-132, 5-134, 5-173, 5-175
CVTPS2PD- Convert Packed Single Precision Floating-Point Values to Packed Double Precision Floating-Point Values 5-136
CVTS2D1S1- Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer 5-143
CVTS2DS1- Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value 5-147
CVTS2D1S1- Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value 5-114, 5-118, 5-139, 5-141, 5-149, 5-162, 5-166, 5-188, 5-190
CVTS2D1S1- Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value 5-151
CVTS2DS1- Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value 5-153
CVTS2DS1- Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer 5-155
CVTTPD2DQ- Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers 5-159
CVTTPS2DQ- Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values 5-168
CVTTSD2S1- Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer 5-177
CVTTSS2S1- Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer 5-180

D
DIVPD- Divide Packed Double-Precision Floating-Point Values 5-25, 5-86
DIVPS- Divide Packed Single-Precision Floating-Point Values 5-89
DIVSD- Divide Scalar Double-Precision Floating-Point Values 5-92
DIVSS- Divide Scalar Single-Precision Floating-Point Values 5-94

E
EVEX.R 5-4
EXTRACTPS- Extract packed floating-point values 5-215
Feature information, processor 2-12
FXRSTOR instruction
  CPUID flag 2-27
FXSAVE instruction
  CPUID flag 2-27

Hyper-Threading Technology
  CPUID flag 2-28

IA-32e mode
  CPUID flag 2-20
INSERTPS- Insert Scalar Single-Precision Floating-Point Value 5-383

L1 Context ID 2-25

Machine check architecture
  CPUID flag 2-27
description 2-27
MAXPD- Maximum of Packed Double-Precision Floating-Point Values 5-386
MAXPS- Maximum of Packed Single-Precision Floating-Point Values 5-389
MAXSD- Return Maximum Scalar Double-Precision Floating-Point Value 1-4, 5-392
MAXSS- Return Maximum Scalar Single-Precision Floating-Point Value 5-394
MINPD- Minimum of Packed Double-Precision Floating-Point Values 5-396
MINPS- Minimum of Packed Single-Precision Floating-Point Values 5-399
MINSD- Return Minimum Scalar Double-Precision Floating-Point Value 5-402
MINSS- Return Minimum Scalar Single-Precision Floating-Point Value 5-404
MMX instructions
  CPUID flag for technology 2-27
Model & family information 2-30
MONITOR instruction
  CPUID flag 2-24
  feature data 2-31
MOVAPD- Move Aligned Packed Double-Precision Floating-Point Values 5-406
MOVAPS- Move Aligned Packed Single-Precision Floating-Point Values 5-410
MOVD/MOVQ- Move Doubleword and Quadword 5-414
MOVDUP- Replicate Double FP Values 5-420
MOVDQA- Move Aligned Packed Integer Values 5-423
MOVDQU- Move Unaligned Packed Integer Values 5-428
MOVHLPS- Move Packed Single-Precision Floating-Point Values High to Low 5-435
MOVHPD- Move High Packed Double-Precision Floating-Point Values 5-437
MOVHPS- Move High Packed Single-Precision Floating-Point Values 5-439
MOVLDP- Move Low Packed Double-Precision Floating-Point Values 5-443
MOVLPS- Move Low Packed Single-Precision Floating-Point Values 5-445
MOVNTDQ- Store Packed Integers Using Non-Temporal Hint 5-449
MOVNTPD- Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint 5-451
MOVNTPS- Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint 5-453
MOVQ- Move Quadword 5-417
MOVS- Move or Merge Scalar Double-Precision Floating-Point Value 5-455
MOVSHDUP- Replicate Single FP Values 5-458
MOVSLDUP- Replicate Single FP Values 5-461
MOVSX- Move or Merge Scalar Single-Precision Floating-Point Value 5-464
MOVUPD- Move Unaligned Packed Double-Precision Floating-Point Values 5-467
MOVUPS- Move Unaligned Packed Single-Precision Floating-Point Values 5-471
MULPD- Multiply Packed Double-Precision Floating-Point Values 5-478
MULPS- Multiply Packed Single-Precision Floating-Point Values 5-481
MULSD- Multiply Scalar Double-Precision Floating-Point Values 5-484
MULSS- Multiply Scalar Single-Precision Floating-Point Values 5-486
MWAIT instruction
CPUID flag 2-24
feature data 2-31

O
ORPD- Bitwise Logical OR of Packed Double Precision Floating-Point Values 5-488
ORPS- Bitwise Logical OR of Packed Single Precision Floating-Point Values 5-491

P
PABSB instruction 5-196, 5-500, 5-508, 5-513, 5-525, 5-529, 5-542, 5-675, 5-678, 5-701, 5-766
PABSB/PABSW/PABSD/PABSQ - Packed Absolute Value 5-494
PABSD instruction 5-196, 5-500, 5-508, 5-513, 5-525, 5-529, 5-542, 5-675, 5-678, 5-701, 5-766
PABSW instruction 5-196, 5-500, 5-508, 5-513, 5-525, 5-529, 5-542, 5-675, 5-678, 5-701, 5-766
PADDB/PADDW/PADDQ - Add Packed Integers 5-518
PAND - Logical AND 5-536
PANDN - Logical AND NOT 5-539
PCLMULQDQ - Carry-Less Multiplication Quadword 5-562, 5-571
Pending break enable 2-28
Performance-monitoring counters
   CPUID inquiry for 2-31
PEXTRB/PEXTRW/PEXTRD/PEXTRQ- Extract Integer 5-625
PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to Write and T1 Hint 9-2
PTEST- Packed Bit Test 6-17

R
RDMSR instruction
   CPUID flag 2-26
ROUNDPD- Round Packed Double-Precision Floating-Point Values 5-958

S
Self Snoop 2-28
SHUFF32x4/SHUFF64x2/SHUFI32x4/SHUFI64x2 - Shuffle Packed Values at 128-bit Granularity 5-859
SHUPD - Shuffle Packed Double Precision Floating-Point Values 5-864, 5-958
SHUPFS - Shuffle Packed Single Precision Floating-Point Values 5-869
SpeedStep technology 2-24
SQRTPD- Square Root of Double-Precision Floating-Point Values 5-958
SQRTPF—Square Root of Double-Precision Floating-Point Values 5-873
SQRTPS- Square Root of Single-Precision Floating-Point Values 5-876
SQTSD - Compute Square Root of Scalar Double-Precision Floating-Point Value 5-879, 5-958
SQRTPS - Compute Square Root of Scalar Single-Precision Floating-Point Value 5-881
SSE extensions
   CPUID flag 2-28
SSE2 extensions
   CPUID flag 2-28
SSE3
   CPUID flag 2-24
SSE3 extensions
   CPUID flag 2-24
SSSE3 extensions
   CPUID flag 2-24
Stepping information 2-30
SUBPD- Subtract Packed Double Precision Floating-Point Values 5-958
SUBPD- Subtract Packed Double-Precision Floating-Point Values 5-958
SUBPS- Subtract Packed Single-Precision Floating-Point Values 5-961
SUBSD- Subtract Scalar Double-Precision Floating-Point Values 5-964
SUBSS- Subtract Scalar Single-Precision Floating-Point Values 5-966
SYSENTER instruction
   CPUID flag 2-27
SYSEXIT instruction
   CPUID flag 2-27

T
Thermal Monitor
   CPUID flag 2-28
U

UCOMISS - Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS 5-968
UCOMISS - Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS 5-970
UNPCKHPD- Unpack and Interleave High Packed Double-Precision Floating-Point Values 5-972
UNPCKHPS- Unpack and Interleave High Packed Single-Precision Floating-Point Values 5-976
UNPCKLPD- Unpack and Interleave Low Packed Double-Precision Floating-Point Values 5-980
UNPCKLPS- Unpack and Interleave Low Packed Single-Precision Floating-Point Values 5-984

V

VALIGND/VALIGNQ- Align Doubleword/Quadword Vectors 5-20
VBLENDMPD- Blend Float64 Vectors Using an OpMask Control 5-23
VCOMPRESSIONP- Store Sparse Double-Precision Floating-Point Values into Dense Memory 5-96
VCOMPRESSIONP- Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory 5-96
VCVTPD2UDQ- Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers 5-116
VCVTPS2UDQ- Convert Packed Single Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values 5-130
VCVTS2USI- Convert Scalar Double Precision Floating-Point Value to Unsigned Doubleword Integer 5-145
VCVTS2USI- Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer 5-157
VCVTTPD2UDQ- Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers 5-164
VCVTTPS2UDQ- Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values 5-171
VCVTSS2USI- Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer 5-179
VCVTSS2USI- Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer 5-182
VCVTUDQ2PD- Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values 5-184
VCVTUDQ2PS- Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values 5-186
VCVTU12SD- Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value 5-192
VCVTU12SS- Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value 5-194

Version information, processor 2-12
VEX 5-2
VEX.B 5-2
VEX.L 5-2, 5-4
VEX.mmmmm 5-2
VEX.pp 5-3, 5-4
VEX.R 5-4
VEX.vvvv 5-2
VEX.W 5-2
VEX.X 5-2

VEXP2PD—Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error 7-3
VEXP2PS—Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Error 7-5
VEXTRACTF128- Extract Packed Floating-Point Values 5-203
VFADD132SS/VFADD213SS/VFADD231SS - Fused Multiply-Add of Scalar Single-Precision Floating-Point Values 5-246
VFADDUB132PD/VFADDUB213PD/VFADDUB231PD - Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values 5-249
VFADDUB132PS/VFADDUB213PS/VFADDUB231PS - Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values 5-256
VFMSUB132PS/VFMSUB213PS/VFMSUB231PS - Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values 5-283
VFMSUB132SD/VFMSUB213SD/VFMSUB231SD - Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values 5-289
VFMSUB132SS/VFMSUB213SS/VFMSUB231SS - Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values 5-292
VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD - Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values 5-263
VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS - Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values 5-294
VFMSUBADD132SD/VFMSUBADD213SD/VFMSUBADD231SD - Fused Multiply-Alternating Subtract/Add of Scalar Double-Precision Floating-Point Values 5-302
VFMSUBADD132SS/VFMSUBADD213SS/VFMSUBADD231SS - Fused Multiply-Alternating Subtract/Add of Scalar Single-Precision Floating-Point Values 5-308
VFMSUB132PS/VFMSUB213PS/VFMSUB231PS - Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values 5-326
VGATHERDPD/CONT - Gather Packed Single, Packed Double with Signed Dword 5-347
VGATHERDPD/CONT - Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint 7-23
VGATHERDPD/CONT - Gather Packed Single, Packed Double with Signed Qword Indices 5-350
VINSERTTF28/VINSERTTF64x4/VINSERTTF64x4 - Insert Packed Floating-Point Values 5-375
VINSERTTF28/VINSERTTF64x4/VINSERTTF64x4 - Insert Packed Integer Values 5-379
VPBLENDD - Blend Int32 Vectors Using an OpMask Control 5-27
VPBROADCASTM - Broadcast Mask to Vector Register 5-546
VPCMPD/VPCMPUD - Compare Packed Integer Values into Mask 5-565
VPCMPQ/VPCMPUQ - Compare Packed Integer Values into Mask 5-568
VPCONFLICTD/Q - Detect Conflicts Within a Vector of Packed Dword, Packed Qword Values into Dense Memory/Register 7-3
VPERMLPDP - Permute Double-Precision Floating-Point Values 5-602
VPERMILPS - Permute Single-Precision Floating-Point Values 5-607
VPMOVDB/VPMOVSDB/VPMOVUSDW - Down Convert Dword to Byte 5-693
VPMOVDB/VPMOVSDB/VPMOVUSDW - Down Convert Dword to Word 5-697
VPMOVBQ/VPMOVBQB/VPMOVBQ - Down Convert Qword to Byte 5-681
VPMOVBQ/VPMOVBQB/VPMOVBQ - Down Convert Qword to Word 5-689
VPMOVBQ/VPMOVBQB/VPMOVBQ - Down Convert Qword to Word 5-685
VPTERNLOGD/VPTERNLOGQ - Bitwise Ternary Logic 5-883
VTESTMD/VTESTMQ - Logical AND and Set Mask 5-886
VRSQRT28PD - Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-15
VRSQRT28PS - Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-17
VRSQRT28SS - Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-19
VRSQRT28SD - Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-21
VRSQRT28PD - Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-15
VRSQRT28PS - Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-17
VRSQRT28SS - Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-19
VRSQRT28SD - Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error 7-21
VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DDP/VSCATTERPF0QDDP - Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write 7-27
VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DDP/VSCATTERPF1QDDP - Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write 7-29

W
WBINVD/INVD bit 2-14
WRMSR instruction
CPUID flag 2-26

X
XFEATURE _ENALBED_MASK 2-1
XORPD- Bitwise Logical XOR of Packed Double Precision Floating-Point Values 5-988
XORPS- Bitwise Logical XOR of Packed Single Precision Floating-Point Values 5-991
XRSTOR 1-1, 2-1, 2-31, 5-7
XSAVE 1-1, 2-1, 2-4, 2-25, 2-31, 5-7