## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
<th>Date</th>
</tr>
</thead>
</table>
| -025     | • Removed instructions that now reside in the Intel® 64 and IA-32 Architectures Software Developer’s Manual.  
           • Minor updates to chapter 1.  
           • Updates to Table 2-1, Table 2-2 and Table 2-8 (leaf 07H) to indicate support for AVX512_4VNNIW and AVX512_4FMAPS.  
           • Minor update to Table 2-8 (leaf 15H) regarding ECX definition.  
           • Minor updates to Section 4.6.2 and Section 4.6.3 to clarify the effects of “suppress all exceptions”.  
           • Footnote addition to CLWB instruction indicating operand encoding requirement.  
           • Removed PCOMMIT.                                                   | September 2016 |
| -026     | • Removed CLWB instruction; it now resides in the Intel® 64 and IA-32 Architectures Software Developer’s Manual.  
           • Added additional 512-bit instruction extensions in chapter 6.          | October 2016  |
| -027     | • Added TLB CPUID leaf in chapter 2.  
           • Added VPOPcntD/Q instruction in chapter 6, and CPUID details in chapter 2. | December 2016 |
| -028     | • Updated intrinsics for VPOPcntD/Q instruction in chapter 6. | December 2016 |
| -029     | • Corrected typo in CPUID leaf 18H.  
           • Updated operand encoding table format; extracted tuple information from operand encoding.  
           • Added VPERMB back into chapter 5; inadvertently removed.  
           • Moved all instructions from chapter 6 to chapter 5.  
           • Updated operation section of VPMULTISHIftQb. | April 2017     |
| -030     | • Removed unnecessary information from document (chapters 2, 3 and 4).  
           • Added table listing recent instruction set extensions introduction in Intel 64 and IA-32 Processors.  
           • Updated CPUID instruction with additional details.  
           • Added the following instructions: GF2P8AFFINEINVQB, GF2P8AFFINEQB, GF2P8MULB, VAESENC, VAESDECLAST, VAESENCLAST, VPCLMULDQ, VPCOMPRESS, VPDPPUSD, VPDPPUSDS, VPDPPWU/VPDPPWUS/VPDPPWSU/VPDPPWSS, VPDPPWSSD, VPEXPAND, VPOPCNT, VPSHLD, VPSHLDV, VPSSRD, VPSSRDV, VPSHUFBITQMB.  
           • Removed the following instructions: VPMADD52HUQ, VPMADD52LUQ, VPERMB, VPERMI2B, VPERMT2B, and VPMULTISHIftQb. They can be found in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C & 2D.  
           • Moved instructions unique to processors based on the Knights Mill microarchitecture to chapter 3.  
           • Added chapter 4: EPT-Based Sub-Page Permissions.  
           • Added chapter 5: Intel® Processor Trace: VMX Improvements. | October 2017    |
CHAPTER 5
INTEL® PROCESSOR TRACE: VMX IMPROVEMENTS
5.1 Introduction .......................................................... 5-1
5.2 Architecture Details .............................................. 5-1
5.2.1 IA32_RTIT_CTL in VMCS Guest State ......................... 5-1
5.2.2 Supporting EPT for Trace Output ............................ 5-1
5.2.2.1 VM Exits Due to Intel PT Output .......................... 5-2
      Exit Qualification .............................................. 5-2
      Preserving Pending Events ................................. 5-2
      Additional VM Exits ........................................... 5-3
5.2.2.2 Trace Data Management with Output Events. .............. 5-3
5.2.2.3 Intel PT Output Errors .................................... 5-3
5.2.3 New VM-Entry Consistency Checks ......................... 5-4
5.2.3.1 Special Treatment for SMM VM Exits ..................... 5-4
5.3 Enumeration ...................................................... 5-4
TABLES

1-1 Recent Instruction Set Extensions Introduction in Intel 64 and IA-32 Processors ........................................... 1-1
1-2 Information Returned by CPUID Instruction ................................................................. 1-5
1-3 Highest CPUID Source Operand for Intel 64 and IA-32 Processors ................................. 1-18
1-4 Processor Type Field .................................................................................................. 1-19
1-5 Feature Information Returned in the ECX Register .................................................... 1-21
1-6 More on Feature Information Returned in the EDX Register ...................................... 1-23
1-7 Encoding of Cache and TLB Descriptors ...................................................................... 1-25
1-8 Structured Extended Feature Leaf, Function 0, EBX Register ........................................ 1-28
1-9 Processor Brand String Returned with Pentium 4 Processor ........................................ 1-31
1-10 Mapping of Brand Indices; and Intel 64 and IA-32 Processor Brand Strings ............... 1-33
1-11 Compressed Displacement (DISP8*N) Affected by Embedded Broadcast ............. 1-38
1-12 EVEX DISP8*N for Instructions Not Affected by Embedded Broadcast ................. 1-38
2-1 Inverse Byte Listings ................................................................................................. 2-3
2-2 PCLMULQDQ Quadword Selection of Immediate Byte ........................................... 2-18
2-3 Pseudo-Op and PCLMULQDQ Implementation ......................................................... 2-19
4-1 Format of SPPTP ........................................................................................................ 4-2
4-2 Format of the SPPT L4E ............................................................................................ 4-3
4-3 Exit Qualification for SPPT-Induced VM Exits .......................................................... 4-4
4-4 Fault Behavior Summary ......................................................................................... 4-6
5-1 VMCS Controls for IA32_RTIT_CTL MSR .............................................................. 5-1
5-2 VMCS Control for Intel PT Output to Guest Physical Addresses ............................. 5-2
5-3 New Asynchronous Exit Qualification Bit ................................................................. 5-2
Figures

Figure 1-1. Version Information Returned by CPUID in EAX ................................................................. 1-19
Figure 1-2. Feature Information Returned in the ECX Register ............................................................ 1-21
Figure 1-3. Feature Information Returned in the EDX Register ............................................................ 1-23
Figure 1-4. Determination of Support for the Processor Brand String ..................................................... 1-30
Figure 1-5. Algorithm for Extracting Maximum Processor Frequency .................................................... 1-32
Figure 3-1. Register Source-Block Dot Product of Two Signed Word Operands with Doubleword Accumulation ................................................................. 3-8
1.1 ABOUT THIS DOCUMENT

This document describes the software programming interfaces of Intel® architecture instruction extensions and features which may be included in future Intel processor generations. Intel does not guarantee the availability of these interfaces and features in any future product.

The instruction set extensions cover a diverse range of application domains and programming usages. The 512-bit SIMD vector SIMD extensions, referred to as Intel® Advanced Vector Extensions 512 (Intel® AVX-512) instructions, deliver comprehensive set of functionality and higher performance than Intel® AVX and Intel® AVX2 instructions. Intel AVX, Intel AVX2 and many Intel AVX-512 instructions are covered in Intel® 64 and IA-32 Architectures Software Developer’s Manual sets. The reader can refer to them for basic and more background information related to various features referenced in this document.

The base of the 512-bit SIMD instruction extensions are referred to as Intel AVX-512 Foundation instructions. They include extensions of the AVX and AVX2 family of SIMD instructions but are encoded using a new encoding scheme with support for 512-bit vector registers, up to 32 vector registers in 64-bit mode, and conditional processing using opmask registers.

Chapter 2 is devoted to additional 512-bit instruction extensions in the Intel AVX-512 family targeting broad application domains, and instruction set extensions encoded using the EVEX prefix encoding scheme to operate at vector lengths smaller than 512-bits.

Chapter 3 describes instruction set extensions that are offered on processors based on the Knights Mill microarchitecture only.

Chapter 4 describes EPT-Based Sub-Page Permissions.

Chapter 5 describes Intel® Processor Trace: VMX Improvements.

1.2 INSTRUCTION SET EXTENSIONS INTRODUCTION IN INTEL 64 AND IA-32 PROCESSORS

Recent instruction set extensions are listed in Table 1-1. Within these groups, most instructions are collected into functional subgroups.

<table>
<thead>
<tr>
<th>Instruction Set Architecture</th>
<th>Processor Generation Introduction</th>
<th>Supported in Microarchitecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSE4.1 Extensions</td>
<td>Intel® Xeon® processor 3100, 3300, 5200, 5400, 7400, 7500 series, Intel® Core™ 2 Extreme processors QX9000 series, Intel® Core™ 2 Quad processor Q9000 series, Intel® Core™ 2 Duo processors 8000 series, T9000 series.</td>
<td>Legacy and later</td>
</tr>
<tr>
<td></td>
<td>Intel® Atom™ processor.</td>
<td></td>
</tr>
<tr>
<td>SSE4.2 Extensions, CRC32, POPCNT</td>
<td>Intel® Core™ i7 965 processor, Intel® Xeon® processors X3400, X3500, X5500, X6500, X7500 series.</td>
<td>Legacy and later</td>
</tr>
<tr>
<td></td>
<td>Intel® Atom™ processor.</td>
<td>Silvermont and later</td>
</tr>
</tbody>
</table>
### Table 1-1. Recent Instruction Set Extensions Introduction in Intel 64 and IA-32 Processors (Continued)

<table>
<thead>
<tr>
<th>Instruction Set Architecture</th>
<th>Processor Generation Introduction</th>
<th>Supported in Microarchitecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>AESNI, PCLMULQDQ</td>
<td>Intel® Xeon® processor E7 series, Intel® Xeon® processors X3600, X5600, Intel® Core™ i7 980X processor. Use CPUID to verify presence of AESNI and PCLMULQDQ across Intel® Core™ processor families.</td>
<td>Westmere and later</td>
</tr>
<tr>
<td></td>
<td>Intel® Atom™ processor.</td>
<td>Silvermont and later</td>
</tr>
<tr>
<td>Intel AVX</td>
<td>Intel® Xeon® processor E3 and E5 families. 2nd Generation Intel® Core™ i7, i5, i3 processor 2xxx families.</td>
<td>Sandy Bridge and later</td>
</tr>
<tr>
<td>F16C</td>
<td>3rd Generation Intel® Core™ processors, Intel® Xeon® processor E3-1200 v2 product family, Next Generation Intel® Xeon® processors, Intel® Xeon® processor E5 v2 and E7 v2 families.</td>
<td>Ivy Bridge and later</td>
</tr>
<tr>
<td>RDRAND</td>
<td>3rd Generation Intel® Core™ processors, Intel® Xeon® processor E3-1200 v2 product family, Next Generation Intel® Xeon® processors, Intel® Xeon® processor E5 v2 and E7 v2 families.</td>
<td>Ivy Bridge and later</td>
</tr>
<tr>
<td>FS/GS base access</td>
<td>3rd Generation Intel® Core™ processors, Intel® Xeon® processor E3-1200 v2 product family, Next Generation Intel® Xeon® processors, Intel® Xeon® processor E5 v2 and E7 v2 families.</td>
<td>Ivy Bridge and later</td>
</tr>
<tr>
<td>FMA, AVX2, BMI1, BMI2, INVPCID, LZCNT, TSX</td>
<td>Intel® Xeon® processor E3/E5/E7 v3 product families. 4th Generation Intel® Core™ processor family.</td>
<td>Haswell and later</td>
</tr>
<tr>
<td>MOVBE</td>
<td>Intel® Xeon® processor E3/E5/E7 v3 product families. 4th Generation Intel® Core™ processor family.</td>
<td>Haswell and later</td>
</tr>
<tr>
<td>PREFETCHW</td>
<td>Intel® Core™ M processor family; 5th Generation Intel® Core™ processor family.</td>
<td>Broadwell and later</td>
</tr>
<tr>
<td>ADX</td>
<td>Intel® Core™ M processor family; 5th Generation Intel® Core™ processor family.</td>
<td>Broadwell and later</td>
</tr>
<tr>
<td>CLAC, STAC</td>
<td>Intel® Core™ M processor family; 5th Generation Intel® Core™ processor family.</td>
<td>Broadwell and later</td>
</tr>
<tr>
<td>RDSEED</td>
<td>Intel® Core™ M processor family; 5th Generation Intel® Core™ processor family.</td>
<td>Broadwell and later</td>
</tr>
<tr>
<td>AVX512ER, AVX512PF, PREFETCHWT1</td>
<td>Intel® Xeon Phi™ Processor 3200, 5200, 7200 Series.</td>
<td>Knights Landing</td>
</tr>
<tr>
<td>AVX512F, AVX512CD</td>
<td>Intel® Xeon® Processor Scalable Family.</td>
<td>Skylake Server and later</td>
</tr>
<tr>
<td></td>
<td>TBD</td>
<td>Cannon Lake and later</td>
</tr>
</tbody>
</table>
### Table 1-1. Recent Instruction Set Extensions Introduction in Intel 64 and IA-32 Processors (Continued)

<table>
<thead>
<tr>
<th>Instruction Set Architecture</th>
<th>Processor Generation Introduction</th>
<th>Supported in Microarchitecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLFLUSHOPT, XSAVEC, XSAVES, MPX</td>
<td>Intel® Xeon® Processor Scalable Family. 6th Generation Intel® Core™ processor family. Intel® Atom™ processor.</td>
<td>Skylake Server and later Skylake and later Goldmont and later</td>
</tr>
<tr>
<td>SGX1</td>
<td>6th Generation Intel® Core™ processor family. Intel® Atom™ processor.</td>
<td>Skylake and later Goldmont Plus and later</td>
</tr>
<tr>
<td>AVX512DQ, AVX512BW, AVX512VL</td>
<td>Intel® Xeon® Processor Scalable Family.</td>
<td>Skylake Server and later Cannon Lake and later</td>
</tr>
<tr>
<td>CLWB</td>
<td>Intel® Xeon® Processor Scalable Family.</td>
<td>Skylake Server and later Ice Lake and later</td>
</tr>
<tr>
<td>PKU</td>
<td>Intel® Xeon® Processor Scalable Family.</td>
<td>Skylake Server and later</td>
</tr>
<tr>
<td>AVX512_IFMA, AVX512_VBMI</td>
<td>TBD</td>
<td>Cannon Lake and later</td>
</tr>
<tr>
<td>SHA-NI</td>
<td>TBD</td>
<td>Cannon Lake and later Goldmont and later</td>
</tr>
<tr>
<td>UMP</td>
<td>TBD</td>
<td>Cannon Lake and later Goldmont Plus and later</td>
</tr>
<tr>
<td>PTWRITE</td>
<td>Intel® Atom™ processor.</td>
<td>Goldmont Plus and later</td>
</tr>
<tr>
<td>RDPID</td>
<td>TBD</td>
<td>Ice Lake and later Goldmont Plus and later</td>
</tr>
<tr>
<td>AVX512_4FMAPS, AVX512_4VNNI</td>
<td>Future Intel Xeon Phi processor.</td>
<td>Knights Mill</td>
</tr>
<tr>
<td>AVX512_VPOPCNDQ</td>
<td>Future Intel Xeon Phi processor.</td>
<td>Knights Mill Ice Lake and later</td>
</tr>
<tr>
<td>Fast Short REP MOV</td>
<td>TBD</td>
<td>Ice Lake and later</td>
</tr>
<tr>
<td>AVX512_VNNI, GFNI, VAES, AVX512_VBMI2, VPCLMULQDQ, AVX512_BITALG</td>
<td>TBD</td>
<td>Ice Lake and later</td>
</tr>
</tbody>
</table>
1.3 CPUID INSTRUCTION

CPUID—CPU Identification

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F A2</td>
<td>CPUID</td>
<td>Valid</td>
<td>Valid</td>
<td>Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well).</td>
</tr>
</tbody>
</table>

**Description**

The ID flag (bit 21) in the EFLAGS register indicates support for the CPUID instruction. If a software procedure can set and clear this flag, the processor executing the procedure supports the CPUID instruction. This instruction operates the same in non-64-bit modes and 64-bit mode.

CPUID returns processor identification and feature information in the EAX, EBX, ECX, and EDX registers. The instruction’s output is dependent on the contents of the EAX register upon execution (in some cases, ECX as well). For example, the following pseudocode loads EAX with 00H and causes CPUID to return a Maximum Return Value and the Vendor Identification String in the appropriate registers:

```plaintext
MOV EAX, 00H
CPUID
```

Table 1-2 shows information returned, depending on the initial value loaded into the EAX register. Table 1-3 shows the maximum CPUID input value recognized for each family of IA-32 processors on which CPUID is implemented.

Two types of information are returned: basic and extended function information. If a value is entered for CPUID.EAX is invalid for a particular processor, the data for the highest basic information leaf is returned. For example, using the Intel Core 2 Duo E6850 processor, the following is true:

- CPUID.EAX = 05H (* Returns MONITOR/MWAIT leaf. *)
- CPUID.EAX = 0AH (* Returns Architectural Performance Monitoring leaf. *)
- CPUID.EAX = 0BH (* INVALID: Returns the same information as CPUID.EAX = 0AH. *)
- CPUID.EAX = 80000008H (* Returns virtual/physical address size data. *)
- CPUID.EAX = 8000000AH (* INVALID: Returns same information as CPUID.EAX = 0AH. *)

When CPUID returns the highest basic leaf information as a result of an invalid input EAX value, any dependence on input ECX value in the basic leaf is honored.

CPUID can be executed at any privilege level to serialize instruction execution. Serializing instruction execution guarantees that any modifications to flags, registers, and memory for previous instructions are completed before the next instruction is fetched and executed.

**See also:**

“Serializing Instructions” in Chapter 8, “Multiple-Processor Management,” in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A*

“Caching Translation Information” in Chapter 4, “Paging,” in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.*

---

1. On Intel 64 processors, CPUID clears the high 32 bits of the RAX/RBX/RCX/RDX registers in all modes.
Table 1-2. Information Returned by CPUID Instruction

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>0H</strong></td>
<td><strong>Basic CPUID Information</strong></td>
</tr>
<tr>
<td>EAX</td>
<td>Maximum Input Value for Basic CPUID Information (see Table 1-3)</td>
</tr>
<tr>
<td>EBX</td>
<td>“Genu”</td>
</tr>
<tr>
<td>ECX</td>
<td>“Intel”</td>
</tr>
<tr>
<td>EDX</td>
<td>“Intel”</td>
</tr>
<tr>
<td><strong>01H</strong></td>
<td><strong>Version Information: Type, Family, Model, and Stepping ID (see Figure 1-1)</strong></td>
</tr>
<tr>
<td>EAX</td>
<td>Bits 7-0: Brand Index</td>
</tr>
<tr>
<td>EBX</td>
<td>Bits 15-8: CLFLUSH line size (Value × 8 = cache line size in bytes)</td>
</tr>
<tr>
<td>ECX</td>
<td>Bits 23-16: Maximum number of addressable IDs for logical processors in this physical package*</td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 31-24: Initial APIC ID</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>* The nearest power-of-2 integer that is not smaller than EBX[23:16] is the maximum number of unique initial APIC IDs reserved for addressing different logical processors in a physical package.</td>
</tr>
<tr>
<td><strong>02H</strong></td>
<td><strong>Cache and TLB Information (see Table 1-7)</strong></td>
</tr>
<tr>
<td>EAX</td>
<td>Cache and TLB Information</td>
</tr>
<tr>
<td>EBX</td>
<td>Cache and TLB Information</td>
</tr>
<tr>
<td>ECX</td>
<td>Cache and TLB Information</td>
</tr>
<tr>
<td>EDX</td>
<td>Cache and TLB Information</td>
</tr>
<tr>
<td><strong>03H</strong></td>
<td><strong>Reserved.</strong></td>
</tr>
<tr>
<td>EAX</td>
<td>Reserved.</td>
</tr>
<tr>
<td>EBX</td>
<td>Reserved.</td>
</tr>
<tr>
<td>ECX</td>
<td>Bits 00-31 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.)</td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 32-63 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.)</td>
</tr>
<tr>
<td><strong>NOTES:</strong></td>
<td>Processor serial number (PSN) is not supported in the Pentium 4 processor or later. On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature.</td>
</tr>
<tr>
<td></td>
<td>CPUID leaves &gt; 3 &lt; 800000000 are visible only when IA32_MISC_ENABLES_BOOT_NT4[bit 22] = 0 (default).</td>
</tr>
<tr>
<td><strong>04H</strong></td>
<td><strong>Deterministic Cache Parameters Leaf</strong></td>
</tr>
<tr>
<td>EAX</td>
<td>Leaf 04H output depends on the initial value in ECX. See also: “INPUT EAX = 4: Returns Deterministic Cache Parameters for each level on page 1-27.”</td>
</tr>
<tr>
<td></td>
<td>Bits 4-0: Cache Type Field</td>
</tr>
<tr>
<td></td>
<td>0 = Null - No more caches</td>
</tr>
<tr>
<td></td>
<td>1 = Data Cache</td>
</tr>
<tr>
<td></td>
<td>2 = Instruction Cache</td>
</tr>
<tr>
<td></td>
<td>3 = Unified Cache</td>
</tr>
<tr>
<td></td>
<td>4-31 = Reserved</td>
</tr>
</tbody>
</table>
Table 1-2. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Bits 7-5: Cache Level (starts at 1)</td>
</tr>
<tr>
<td></td>
<td>Bits 8: Self Initializing cache level (does not need Sw initialization)</td>
</tr>
<tr>
<td></td>
<td>Bits 9: Fully Associative cache</td>
</tr>
<tr>
<td></td>
<td>Bits 13-10: Reserved</td>
</tr>
<tr>
<td></td>
<td>Bits 25-14: Maximum number of addressable IDs for logical processors sharing this cache*</td>
</tr>
<tr>
<td></td>
<td>Bits 31-26: Maximum number of addressable IDs for processor cores in the physical package*</td>
</tr>
<tr>
<td>EBX</td>
<td>Bits 11-00: L = System Coherency Line Size*</td>
</tr>
<tr>
<td></td>
<td>Bits 21-12: P = Physical Line partitions*</td>
</tr>
<tr>
<td></td>
<td>Bits 31-22: W = Ways of associativity*</td>
</tr>
<tr>
<td>ECX</td>
<td>Bits 31-00: S = Number of Sets*</td>
</tr>
<tr>
<td>EDX</td>
<td>Bit 0: WBINVD/INVD behavior on lower level caches</td>
</tr>
<tr>
<td></td>
<td>Bit 10: Write-Back Invalidate/Invalidate</td>
</tr>
<tr>
<td></td>
<td>0 = WBINVD/INVD from threads sharing this cache acts upon lower level caches for threads sharing this cache</td>
</tr>
<tr>
<td></td>
<td>1 = WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache.</td>
</tr>
<tr>
<td></td>
<td>Bit 1: Cache Inclusiveness</td>
</tr>
<tr>
<td></td>
<td>0 = Cache is not inclusive of lower cache levels.</td>
</tr>
<tr>
<td></td>
<td>1 = Cache is inclusive of lower cache levels.</td>
</tr>
<tr>
<td></td>
<td>Bit 2: Complex cache indexing</td>
</tr>
<tr>
<td></td>
<td>0 = Direct mapped cache</td>
</tr>
<tr>
<td></td>
<td>1 = A complex function is used to index the cache, potentially using all address bits.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-03: Reserved = 0</td>
</tr>
</tbody>
</table>

**NOTES:**

* Add one to the return value to get the result.

** The nearest power-of-2 integer that is not smaller than \(1 + \text{EAX}[25:14]\) is the number of unique initial APIC IDs reserved for addressing different logical processors sharing this cache.

*** The nearest power-of-2 integer that is not smaller than \(1 + \text{EAX}[31:26]\) is the number of unique Core IDs reserved for addressing different processor cores in a physical package. Core ID is a subset of bits of the initial APIC ID.

**** The returned value is constant for valid initial values in ECX. Valid ECX values start from 0.

**MONITOR/MWAIT Leaf**

<table>
<thead>
<tr>
<th>05H</th>
<th>EAX</th>
<th>Bits 15-00: Smallest monitor-line size in bytes (default is processor's monitor granularity)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Bits 31-16: Reserved = 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EBX</td>
<td>Bits 15-00: Largest monitor-line size in bytes (default is processor's monitor granularity)</td>
</tr>
<tr>
<td></td>
<td>Bits 31-16: Reserved = 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ECX</td>
<td>Bits 00: Enumeration of Monitor-Mwait extensions (beyond EAX and EBX registers) supported</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bits 01: Supports treating interrupts as break-event for MWAIT, even when interrupts disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bits 31 - 02: Reserved</td>
</tr>
<tr>
<td>Initial EAX Value</td>
<td>Information Provided about the Processor</td>
<td></td>
</tr>
<tr>
<td>-------------------</td>
<td>----------------------------------------</td>
<td></td>
</tr>
</tbody>
</table>
| EDX               | Bit 03 - 00: Number of C0* sub C-states supported using MWait  
|                   | Bit 07 - 04: Number of C1* sub C-states supported using MWAIT  
|                   | Bit 11 - 08: Number of C2* sub C-states supported using MWAIT  
|                   | Bit 15 - 12: Number of C3* sub C-states supported using MWAIT  
|                   | Bit 19 - 16: Number of C4* sub C-states supported using MWAIT  
|                   | Bit 23 - 20: Number of C5* sub C-states supported using MWAIT  
|                   | Bit 27 - 24: Number of C6* sub C-states supported using MWAIT  
|                   | Bit 31 - 28: Number of C7* sub C-states supported using MWAIT  
| NOTE:            | * The definition of C0 through C7 states for MWAIT extension are processor-specific C-states, not ACPI C-states. |

**Thermal and Power Management Leaf**

| ECX  | Bit 00: Digital temperature sensor is supported if set  
|      | Bit 01: Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]).  
|      | Bit 02: ARAT, ACPI-Timer-always-running feature is supported if set.  
|      | Bit 03: Reserved  
|      | Bit 04: PLN, Power limit notification controls are supported if set.  
|      | Bit 05: ECMD, Clock modulation duty cycle extension is supported if set.  
|      | Bit 06: PTM, Package thermal management is supported if set.  
|      | Bit 07: HWP, HWP base registers (IA32_PM_ENABLE[bit 0], IA32_HWP_CAPABILITIES, IA32_HWP_REQUEST, IA32_HWP_STATUS) are supported if set.  
|      | Bit 08: HWP_Notification, IA32_HWP_INTERRUPT MSR is supported if set.  
|      | Bit 09: HWP_Activity_Window, IA32_HWP_REQUEST[bits 41:32] is supported if set.  
|      | Bit 11: HWP_Package_Level_Request, IA32_HWP_REQUEST_PKG MSR is supported if set.  
|      | Bit 12: Reserved.  
|      | Bit 13: HDC, HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, IA32_THREAD_STALL MSRs are supported if set.  
|      | Bit 14: Intel* Turbo Boost Max Technology 3.0 available.  
|      | Bits 31 - 15: Reserved  

| EBX  | Bit 03 - 00: Number of Interrupt Thresholds in Digital Thermal Sensor  
|      | Bits 31 - 04: Reserved  

| ECX  | Bit 00: Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of the expected processor performance when running at the TSC frequency.  
|      | Bits 02 - 01: Reserved = 0  
|      | Bit 03: The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H)  
|      | Bits 31 - 04: Reserved = 0  

| EDX  | Reserved = 0  

**Structured Extended Feature Flags Enumeration Leaf (Output depends on ECX input value)**

| 07H   | **NOTES:**  
|       | Leaf 07H main leaf (ECX = 0).  
|       | If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0.  
| EAX   | Bits 31-00: Reports the maximum number sub-leaves that are supported in leaf 07H.  

Table 1-2. Information Returned by CPUID Instruction (Continued)
### Table 1-2. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
</table>
| EBX               | Bit 00: FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1.  
                    Bit 01: IA32_TSC_ADJUST MSR is supported if 1.  
                    Bit 02: SGX  
                    Bit 03: BMI1  
                    Bit 04: HLE  
                    Bit 05: AVX2  
                    Bit 07: SMEP. Supports Supervisor Mode Execution Protection if 1.  
                    Bit 06: Reserved  
                    Bit 08: BMI2  
                    Bit 09: Supports Enhanced REP MOVSB/STOSB if 1.  
                    Bit 10: INVPCID  
                    Bit 11: RTM  
                    Bit 12: Supports Platform Quality of Service Monitoring (PQM) capability if 1.  
                    Bit 13: Deprecates FPU CS and FPU DS values if 1.  
                    Bit 14: Intel Memory Protection Extensions  
                    Bit 15: Supports Platform Quality of Service Enforcement (PQE) capability if 1.  
                    Bit 16: AVX512F  
                    Bit 17: AVX512DQ  
                    Bit 18: RDSEED  
                    Bit 19: ADX  
                    Bit 20: SMAP  
                    Bit 21: AVX512_IFMA  
                    Bit 22: Reserved  
                    Bit 23: CLFLUSHOPT  
                    Bit 24: CLWB  
                    Bit 25: Intel Processor Trace  
                    Bit 26: AVX512PF  
                    Bit 27: AVX512ER  
                    Bit 28: AVX512CD  
                    Bit 29: SHA  
                    Bit 30: AVX512BW  
                    Bit 31: AVX512VL |
| ECX               | Bit 00: PREFETCHWT1  
                    Bit 01: AVX512_VBMI  
                    Bit 02: UMIP. Supports user-mode instruction prevention if 1.  
                    Bit 03: PKU. Supports protection keys for user-mode pages if 1.  
                    Bit 04: OSPKE. If 1, OS has set CR4.PKE to enable protection keys (and the RDPKRU/WRPKRU instructions).  
                    Bit 05: Reserved  
                    Bit 06: AVX512_VBMI2  
                    Bit 07: Reserved  
                    Bit 08: GFNI  
                    Bit 09: VAES  
                    Bit 10: VPCLMULQDQ  
                    Bit 11: AVX512_VNNI  
                    Bit 12: AVX512_BITALG  
                    Bit 13: Reserved  
                    Bit 14: AVX512_VPOPCNTDQ  
                    Bits 16 - 15: Reserved  
                    Bits 21 - 17: The value of MAWUAU used by the BNDLDX and BNDSTX instructions in 64-bit mode.  
                    Bit 22: RDPID. Supports Read Processor ID if 1.  
                    Bits 29 - 23: Reserved.  
                    Bit 30: SGX_LC. Supports SGX Launch Configuration if 1.  
                    Bit 31: Reserved. |
### Table 1-2. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>EDX</td>
<td>Bits 01 - 00: Reserved</td>
</tr>
<tr>
<td></td>
<td>Bit 02: AVX512_4VNNIW</td>
</tr>
<tr>
<td></td>
<td>Bit 03: AVX512_4FMAPS</td>
</tr>
<tr>
<td></td>
<td>Bits 31-04: Reserved</td>
</tr>
<tr>
<td><strong>07H</strong></td>
<td><strong>NOTES:</strong></td>
</tr>
<tr>
<td></td>
<td>Leaf 07H output depends on the initial value in ECX.</td>
</tr>
<tr>
<td></td>
<td>If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0.</td>
</tr>
<tr>
<td>EAX</td>
<td>This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.</td>
</tr>
<tr>
<td>EBX</td>
<td>This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.</td>
</tr>
<tr>
<td>ECX</td>
<td>This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.</td>
</tr>
<tr>
<td>EDX</td>
<td>This field reports 0 if the sub-leaf index, n, is invalid*; otherwise it is reserved.</td>
</tr>
<tr>
<td><strong>Direct Cache Access Information Leaf</strong></td>
<td></td>
</tr>
<tr>
<td><strong>09H</strong></td>
<td>EAX</td>
</tr>
<tr>
<td></td>
<td>Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H)</td>
</tr>
<tr>
<td></td>
<td>EBX</td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>ECX</td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>EDX</td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td><strong>Architectural Performance Monitoring Leaf</strong></td>
<td></td>
</tr>
<tr>
<td><strong>0AH</strong></td>
<td>EAX</td>
</tr>
<tr>
<td></td>
<td>Bits 07 - 00: Version ID of architectural performance monitoring</td>
</tr>
<tr>
<td></td>
<td>Bits 15-08: Number of general-purpose performance monitoring counter per logical processor</td>
</tr>
<tr>
<td></td>
<td>Bits 23-16: Bit width of general-purpose, performance monitoring counter</td>
</tr>
<tr>
<td></td>
<td>Bits 31-24: Length of EBX bit vector to enumerate architectural performance monitoring events</td>
</tr>
<tr>
<td>EBX</td>
<td>Bit 00: Core cycle event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 01: Instruction retired event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 02: Reference cycles event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 03: Last-level cache reference event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 04: Last-level cache misses event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 05: Branch instruction retired event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bit 06: Branch mispredict retired event not available if 1</td>
</tr>
<tr>
<td></td>
<td>Bits 31-07: Reserved = 0</td>
</tr>
<tr>
<td>ECX</td>
<td>Reserved = 0</td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 04 - 00: Number of fixed-function performance counters (if Version ID &gt; 1)</td>
</tr>
<tr>
<td></td>
<td>Bits 12-05: Bit width of fixed-function performance counters (if Version ID &gt; 1)</td>
</tr>
<tr>
<td></td>
<td>Reserved = 0</td>
</tr>
<tr>
<td><strong>Extended Topology Enumeration Leaf</strong></td>
<td></td>
</tr>
<tr>
<td><strong>0BH</strong></td>
<td><strong>NOTES:</strong></td>
</tr>
<tr>
<td></td>
<td>Most of Leaf 0BH output depends on the initial value in ECX.</td>
</tr>
<tr>
<td></td>
<td>The EDX output of leaf 0BH is always valid and does not vary with input value in ECX.</td>
</tr>
<tr>
<td></td>
<td>Output value in ECX[7:0] always equals input value in ECX[7:0].</td>
</tr>
<tr>
<td></td>
<td>For sub-leaves that returns an invalid level-type of 0 in ECX[15:8]; EAX and EBX will return 0.</td>
</tr>
<tr>
<td></td>
<td>If an input value N in ECX returns the invalid level-type of 0 in ECX[15:8], other input values with</td>
</tr>
<tr>
<td></td>
<td>ECX &gt; N also return 0 in ECX[15:8]</td>
</tr>
<tr>
<td>EAX</td>
<td>Bits 04-00: Number of bits to shift right on x2APIC ID to get a unique topology ID of the next level</td>
</tr>
<tr>
<td></td>
<td>type*. All logical processors with the same next level ID share current level.</td>
</tr>
<tr>
<td></td>
<td>Bits 31-5: Reserved.</td>
</tr>
</tbody>
</table>
### Table 1-2. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
</table>
| EAX               | Bits 15 - 00: Number of logical processors at this level type. The number reflects configuration as shipped by Intel**.  
                    Bits 31 - 16: Reserved. |
| ECX               | Bits 07 - 00: Level number. Same value in ECX input.  
                    Bits 15 - 08: Level type***.  
                    Bits 31 - 16: Reserved. |
| EDX               | Bits 31 - 00: x2APIC ID the current logical processor. |

**NOTES:**
- Software should use this field (EAX[4:0]) to enumerate processor topology of the system.
- Software must not use EBX[15:0] to enumerate processor topology of the system. This value in this field (EBX[15:0]) is only intended for display/diagnostic purposes. The actual number of logical processors available to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and platform hardware configurations.
- The value of the “level type” field is not related to level numbers in any way, higher “level type” values do not mean higher levels. Level type field has the following encoding:
  - 0: invalid
  - 1: SMT
  - 2: Core
  - 3-255: Reserved

### Processor Extended State Enumeration Main Leaf (EAX = 0DH, ECX = 0)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
</table>
| EAX               | Bits 31-00: Reports the valid bit fields of the lower 32 bits of the XFEATURE_ENABLED_MASK register. If a bit is 0, the corresponding bit field in XCR0 is reserved.  
                    Bit 00: legacy x87  
                    Bit 01: 128-bit SSE  
                    Bit 02: 256-bit AVX  
                    Bits 04 - 03: MPX state  
                    Bit 07 - 05: AVX-512 state  
                    Bit 08: Used for IA32_XSS  
                    Bit 09: PKRU state  
                    Bits 31-10: Reserved |
| EBX               | Bits 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) required by enabled features in XCR0. May be different than ECX if some features at the end of the XSAVE save area are not enabled. |
| ECX               | Bit 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) of the XSAVE/XRSTOR save area required by all supported features in the processor, i.e. all the valid bit fields in XCR0. |
| EDX               | Bit 31-0: Reports the valid bit fields of the upper 32 bits of the XCR0 register. If a bit is 0, the corresponding bit field in XCR0 is reserved |
### Processor Extended State Enumeration Sub-leaf (EAX = 0DH, ECX = 1)

| EAX Bits 31-0: The size in bytes (from the offset specified in EBX) of the save area for an extended state feature associated with a valid sub-leaf index, *n*. This field reports 0 if the sub-leaf index, *n*, is invalid*.
| EBX Bits 31:00: The size in bytes of the XSAVE area containing all states enabled by XCR0 | IA32_XSS.
| ECX Bits 31-00: Reports the supported bits of the lower 32 bits of the IA32_XSS MSR. IA32_XSS[n] can be set to 1 only if ECX[n] is 1.
| EDX Bits 31:00: Reports the supported bits of the upper 32 bits of the IA32_XSS MSR. IA32_XSS[n+32] can be set to 1 only if EDX[n] is 1.

### Processor Extended State Enumeration Sub-leaves (EAX = 0DH, ECX = *n*, *n* > 1)

| EAX Bits 31:0: The size in bytes (from the offset specified in EBX) of the save area for an extended state feature associated with a valid sub-leaf index, *n*. This field reports 0 if the sub-leaf index, *n*, is invalid*.
| EBX Bits 31:00: The size in bytes of the XSAVE area containing all states enabled by XCR0 | IA32_XSS.
| ECX Bits 31:00: Reports the supported bits of the lower 32 bits of the IA32_XSS MSR. IA32_XSS[n] can be set to 1 only if ECX[n] is 1.
| EDX Bits 31-00: Reports the supported bits of the upper 32 bits of the IA32_XSS MSR. IA32_XSS[n+32] can be set to 1 only if EDX[n] is 1.

### Platform QoS Monitoring Enumeration Sub-leaf (EAX = 0FH, ECX = 0)

| EAX Reserved.
| EBX Bits 31-0: Maximum range (zero-based) of RMID within this physical processor of all types.
| ECX Reserved.
| EDX Bit 00: Reserved.

*Leaf 0DH output depends on the initial value in ECX.

Each sub-leaf index (starting at position 2) is supported if it corresponds to a supported bit in either the XCR0 register or the IA32_XSS MSR.

* If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf *n* (0 ≤ *n* ≤ 31) is invalid if sub-leaf *0* returns 0 in EAX[*n*] and sub-leaf *1* returns 0 in ECX[*n*]. Sub-leaf *n* (32 ≤ *n* ≤ 63) is invalid if sub-leaf *0* returns 0 in EDX[*n*-32] and sub-leaf *1* returns 0 in EDX[*n*-32].

*Leaf 0FH output depends on the initial value in ECX.

Sub-leaf index *0* reports valid resource type starting at bit position 1 of EDX.
<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>L3 Cache QoS Monitoring Capability Enumeration Sub-leaf (EAX = 0FH, ECX = 1)</th>
<th>Platform QoS Enforcement Enumeration Sub-leaf (EAX = 10H, ECX = 0)</th>
<th>L3 Cache QoS Enforcement Enumeration Sub-leaf (EAX = 10H, ECX = ResID =1)</th>
<th>Intel Processor Trace Enumeration Main Leaf (EAX = 14H, ECX = 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0FH</td>
<td><strong>NOTES:</strong>&lt;br&gt;Leaf 0FH output depends on the initial value in ECX.&lt;br&gt;EAX Reserved.&lt;br&gt;EBX Bits 31-0: Conversion factor from reported IA32_QM_CTR value to occupancy metric (bytes).&lt;br&gt;ECX Maximum range (zero-based) of RMID of this resource type.&lt;br&gt;EDX Bit 00: Supports L3 occupancy monitoring if 1.&lt;br&gt;Bits 31:01: Reserved</td>
<td><strong>NOTES:</strong>&lt;br&gt;Leaf 10H output depends on the initial value in ECX.&lt;br&gt;Sub-leaf index 0 reports valid resource identification (ResID) starting at bit position 1 of EBX.&lt;br&gt;EAX Reserved.&lt;br&gt;EBX Bit 00: Reserved.&lt;br&gt;Bit 01: Supports L3 Cache QoS Enforcement if 1.&lt;br&gt;Bits 31 - 02: Reserved.&lt;br&gt;ECX Reserved.&lt;br&gt;EDX Reserved.</td>
<td><strong>NOTES:</strong>&lt;br&gt;Leaf 10H output depends on the initial value in ECX.&lt;br&gt;EAX Bits 4:0: Length of the capacity bit mask for the corresponding ResID.&lt;br&gt;Bits 31:05: Reserved&lt;br&gt;EBX Bits 31-0: Bit-granular map of isolation/contention of allocation units.&lt;br&gt;ECX Bit 00: Reserved.&lt;br&gt;Bit 01: Updates of COS should be infrequent if 1.&lt;br&gt;Bit 02: Code and Data Prioritization Technology supported if 1.&lt;br&gt;Bits 31:03: Reserved&lt;br&gt;EDX Bits 15:0: Highest COS number supported for this ResID.&lt;br&gt;Bits 31:16: Reserved</td>
<td><strong>NOTES:</strong>&lt;br&gt;Leaf 14H main leaf (ECX = 0).&lt;br&gt;EAX Bits 31-0: Reports the maximum sub-leaf supported in leaf 14H.&lt;br&gt;EBX Bit 00: If 1, Indicates that IA32_RTIT_CTL.CRC3_FILTER can be set to 1, and that IA32_RTIT_CRC3_MATCH MSR can be accessed.&lt;br&gt;Bits 01: If 1, Indicates support of Configurable PSB and Cycle-Accurate Mode.&lt;br&gt;Bits 02: If 1, Indicates support of IP Filtering, TraceStop filtering, and preservation of Intel PT MSRs across warm reset.&lt;br&gt;Bits 03: If 1, Indicates support of MTC timing packet and suppression of COFI-based packets.&lt;br&gt;Bits 31:04: Reserved</td>
</tr>
</tbody>
</table>

### Table 1-2. Information Returned by CPUID Instruction (Continued)
### Table 1-2. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECX</td>
<td>Bit 00: If 1, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. Bit 01: If 1, ToPA tables can hold any number of output entries, up to the maximum allowed by the MaskOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS. Bits 02: If 1, Indicates support of Single-Range Output scheme. Bits 03: If 1, Indicates support of output to Trace Transport subsystem. Bit 30:04: Reserved Bit 31: If 1, Generated packets which contain IP payloads have LIP values, which include the CS base component.</td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 31-00: Reserved</td>
</tr>
</tbody>
</table>

**Intel Processor Trace Enumeration Sub-leaf (EAX = 14H, ECX = 1)**

<table>
<thead>
<tr>
<th>14H</th>
<th>EAX</th>
<th>Bits 2:0: Number of configurable Address Ranges for filtering. Bits 15-03: Reserved Bit 31:16: Bitmap of supported MTC period encodings</th>
</tr>
</thead>
<tbody>
<tr>
<td>EBX</td>
<td>Bits 15-0: Bitmap of supported Cycle Threshold value encodings Bit 31:16: Bitmap of supported Configurable PSB frequency encodings</td>
<td></td>
</tr>
<tr>
<td>ECX</td>
<td>Bits 31-00: Reserved</td>
<td></td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 31-00: Reserved</td>
<td></td>
</tr>
</tbody>
</table>

**Time Stamp Counter and Core Crystal Clock Information Leaf**

<table>
<thead>
<tr>
<th>15H</th>
<th>EAX</th>
<th>Bits 31:0: An unsigned integer which is the denominator of the TSC/&quot;core crystal clock&quot; ratio.</th>
</tr>
</thead>
<tbody>
<tr>
<td>EBX</td>
<td>Bits 31-0: An unsigned integer which is the numerator of the TSC/&quot;core crystal clock&quot; ratio.</td>
<td></td>
</tr>
<tr>
<td>ECX</td>
<td>Bits 31:0: An unsigned integer which is the nominal frequency of the core crystal clock in Hz.</td>
<td></td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 31:0: Reserved = 0.</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

- If EBX[31:0] is 0, the TSC and "core crystal clock" ratio is not enumerated.
- EBX[31:0]/EAX[31:0] indicates the ratio of the TSC frequency and the core crystal clock frequency.
- If ECX is 0, the core crystal clock frequency is not enumerated. "TSC frequency" = "core crystal clock frequency" * EBX/EAX.
- The core crystal clock may differ from the reference clock, bus clock, or core clock frequencies.

- EAX      | Bits 31:0: An unsigned integer which is the denominator of the TSC/"core crystal clock" ratio. |
- EBX     | Bits 31-0: An unsigned integer which is the numerator of the TSC/"core crystal clock" ratio. |
- ECX     | Bits 31:0: An unsigned integer which is the nominal frequency of the core crystal clock in Hz. |
- EDX     | Bits 31:0: Reserved = 0. |
<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Processor Frequency Information Leaf</strong></td>
<td></td>
</tr>
<tr>
<td>16H</td>
<td><strong>EAX</strong> Bits 15:0: Processor Base Frequency (in MHz). Bits 31:16: Reserved = 0 <strong>EBX</strong> Bits 15:0: Maximum Frequency (in MHz). Bits 31:16: Reserved = 0 <strong>ECX</strong> Bits 15:0: Bus (Reference) Frequency (in MHz). Bits 31:16: Reserved = 0 <strong>EDX</strong> Reserved</td>
</tr>
</tbody>
</table>

**NOTES:**
* Data is returned from this interface in accordance with the processor’s specification and does not reflect actual values. Suitable use of this data includes the display of processor information in like manner to the processor brand string and for determining the appropriate range to use when displaying processor information e.g. frequency history graphs. The returned information should not be used for any other purpose as the returned information does not accurately correlate to information / counters returned by other processor interfaces.

While a processor may support the Processor Frequency Information leaf, fields that return a value of zero are not supported.

---

**System-On-Chip Vendor Attribute Enumeration Main Leaf (EAX = 17H, ECX = 0)**

| 17H               | **EAX** Bits 31 - 00: MaxSOCID_Index. Reports the maximum input value of supported sub-leaf in leaf 17H. **EBX** Bits 15 - 00: SOC Vendor ID. Bit 16: IsVendorScheme. If 1, the SOC Vendor ID field is assigned via an industry standard enumeration scheme. Otherwise, the SOC Vendor ID field is assigned by Intel. Bits 31 - 17: Reserved = 0. **ECX** Bits 31 - 00: Project ID. A unique number an SOC vendor assigns to its SOC projects. **EDX** Bits 31 - 00: Stepping ID. A unique number within an SOC project that an SOC vendor assigns. |

**NOTES:**
* Leaf 17H main leaf (ECX = 0).
* Leaf 17H output depends on the initial value in ECX.
* Leaf 17H sub-leaves 1 through 3 reports SOC Vendor Brand String.
* Leaf 17H is valid if MaxSOCID_Index >= 3.
* Leaf 17H sub-leaves 4 and above are reserved.

---

**System-On-Chip Vendor Attribute Enumeration Sub-leaf (EAX = 17H, ECX = 1..3)**

| 17H               | **EAX** Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string. **EBX** Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string. **ECX** Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string. **EDX** Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string. |

**NOTES:**
* Leaf 17H output depends on the initial value in ECX.
* SOC Vendor Brand String is a UTF-8 encoded string padded with trailing bytes of 00H.
* The complete SOC Vendor Brand String is constructed by concatenating in ascending order of EAX:EBX:ECX:EDX and from the sub-leaf 1 fragment towards sub-leaf 3.
Table 1-2. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>17H</strong></td>
<td><strong>NOTES:</strong></td>
</tr>
<tr>
<td></td>
<td>Leaf 17H output depends on the initial value in ECX.</td>
</tr>
<tr>
<td>EAX</td>
<td>Bits 31 - 00: Reserved = 0.</td>
</tr>
<tr>
<td>EBX</td>
<td>Bits 31 - 00: Reserved = 0.</td>
</tr>
<tr>
<td>ECX</td>
<td>Bits 31 - 00: Reserved = 0.</td>
</tr>
<tr>
<td>EDX</td>
<td>Bits 31 - 00: Reserved = 0.</td>
</tr>
</tbody>
</table>

**Deterministic Address Translation Parameters Main Leaf (EAX = 18H, ECX = 0)**

| EAX               | Bits 31 - 00: Reports the maximum input value of supported sub-leaf in leaf 18H. |
| EBX               | Bit 00: 4K page size entries supported by this structure. |
|                   | Bit 01: 2MB page size entries supported by this structure. |
|                   | Bit 02: 4MB page size entries supported by this structure. |
|                   | Bit 03: 1 GB page size entries supported by this structure. |
|                   | Bits 07 - 04: Reserved. |
|                   | Bits 10 - 08: Partitioning (0: Soft partitioning between the logical processors sharing this structure). |
|                   | Bits 15 - 11: Reserved. |
|                   | Bits 31 - 16: W = Ways of associativity. |
| ECX               | Bits 31 - 00: S = Number of Sets. |
| EDX               | Bits 04 - 00: Translation cache type field. |
|                   | 00000b: Null (indicates this sub-leaf is not valid). |
|                   | 00001b: Data TLB. |
|                   | 00010b: Instruction TLB. |
|                   | 00011b: Unified TLB. |
|                   | All other encodings are reserved. |
|                   | Bits 07 - 05: Translation cache level (starts at 1). |
|                   | Bit 08: Fully associative structure. |
|                   | Bits 13 - 09: Reserved. |
|                   | Bits 25 - 14: Maximum number of addressable IDs for logical processors sharing this translation cache* |
|                   | Bits 31 - 26: Reserved. |

**Deterministic Address Translation Parameters Sub-leaf (EAX = 18H, ECX ≥ 1)**

| EAX               | Bits 31 - 00: Reserved. |

* Add one to the return value to get the result.
### Table 1-2. Information Returned by CPUID Instruction (Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
</table>
| EBX               | Bit 00: 4K page size entries supported by this structure.  
|                   | Bit 01: 2MB page size entries supported by this structure.  
|                   | Bit 02: 4MB page size entries supported by this structure.  
|                   | Bit 03: 1 GB page size entries supported by this structure.  
|                   | Bits 07 - 04: Reserved.  
|                   | Bits 10 - 08: Partitioning (0: Soft partitioning between the logical processors sharing this structure).  
|                   | Bits 15 - 11: Reserved.  
|                   | Bits 31 - 16: W = Ways of associativity.  
| ECX               | Bits 31 - 00: S = Number of Sets.  
| EDX               | Bits 04 - 00: Translation cache type field.  
|                   | 0000b: Null (indicates this sub-leaf is not valid).  
|                   | 0001b: Data TLB.  
|                   | 0010b: Instruction TLB.  
|                   | 0011b: Unified TLB.  
|                   | All other encodings are reserved.  
|                   | Bits 07 - 05: Translation cache level (starts at 1).  
|                   | Bit 08: Fully associative structure.  
|                   | Bits 13 - 09: Reserved.  
|                   | Bits 25 - 14: Maximum number of addressable IDs for logical processors sharing this translation cache*  
|                   | Bits 31 - 26: Reserved.  

### Unimplemented CPUID Leaf Functions

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>40000000H - FFFFFFFFH</td>
<td>Invalid. No existing or future CPU will return processor identification or feature information if the initial EAX value is in the range 40000000H to FFFFFFFFH.</td>
</tr>
</tbody>
</table>

### Extended Function CPUID Information

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
</table>
| 80000000H         | EAX Maximum Input Value for Extended Function CPUID Information (see Table 1-3).  
| EBX               | Reserved  
| ECX               | Reserved  
| EDX               | Reserved  
| 80000001H         | EAX Extended Processor Signature and Feature Bits.  
| EBX               | Reserved  
| ECX               | Bit 0: LAHF/SAHF available in 64-bit mode  
|                   | Bits 4-1: Reserved  
|                   | Bit 5: LZCNT available  
|                   | Bits 7-6 Reserved  
|                   | Bit 8: PREFETCHW  
|                   | Bits 31-9: Reserved  
| EDX               | Bits 10-0: Reserved  
|                   | Bit 11: SYSCALL/SYSRET available (when in 64-bit mode)  
|                   | Bits 19-12: Reserved = 0  
|                   | Bit 20: Execute Disable Bit available  
|                   | Bits 25-21: Reserved = 0  
|                   | Bit 26: 1-GByte pages are available if 1  
|                   | Bit 27: RDTSCP and IA32_TSC_AUX are available if 1  
|                   | Bits 28: Reserved = 0  
|                   | Bit 29: Intel® 64 Architecture available if 1  
|                   | Bits 31-30: Reserved = 0 |
Table 1-2. Information Returned by CPUID Instruction(Continued)

<table>
<thead>
<tr>
<th>Initial EAX Value</th>
<th>Information Provided about the Processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>80000002H</td>
<td>EAX: Processor Brand String&lt;br&gt;EBX: Processor Brand String Continued&lt;br&gt;ECX: Processor Brand String Continued&lt;br&gt;EDX: Processor Brand String Continued</td>
</tr>
<tr>
<td>80000003H</td>
<td>EAX: Processor Brand String Continued&lt;br&gt;EBX: Processor Brand String Continued&lt;br&gt;ECX: Processor Brand String Continued&lt;br&gt;EDX: Processor Brand String Continued</td>
</tr>
<tr>
<td>80000004H</td>
<td>EAX: Processor Brand String Continued&lt;br&gt;EBX: Processor Brand String Continued&lt;br&gt;ECX: Processor Brand String Continued&lt;br&gt;EDX: Processor Brand String Continued</td>
</tr>
<tr>
<td>80000005H</td>
<td>EAX: Reserved = 0&lt;br&gt;EBX: Reserved = 0&lt;br&gt;ECX: Reserved = 0&lt;br&gt;EDX: Reserved = 0</td>
</tr>
</tbody>
</table>
| 80000006H         | EAX: Reserved = 0<br>EBX: Reserved = 0<br>ECX: Bits 7-0: Cache Line size in bytes<br>Bits 11-08: Reserved<br>Bits 15-12: L2 Associativity field *
Bits 31-16: Cache size in 1K units<br>EDX: Reserved = 0 |
| 80000007H         | EAX: Reserved = 0<br>EBX: Reserved = 0<br>ECX: Reserved = 0<br>EDX: Bits 07-00: Reserved = 0<br>Bit 08: Invariant TSC available if 1<br>Bits 31-09: Reserved = 0 |
| 80000008H         | EAX: Virtual/Physical Address size<br>Bits 7-0: #Physical Address Bits*
Bits 15-8: #Virtual Address Bits
Bits 31-16: Reserved = 0<br>EBX: Reserved = 0<br>ECX: Reserved = 0<br>EDX: Reserved = 0 |

**NOTES:**
* L2 associativity field encodings:
  - 00H - Disabled
  - 01H - Direct mapped
  - 02H - 2-way
  - 04H - 4-way
  - 06H - 8-way
  - 08H - 16-way
  - 0FH - Fully associative

* If CPUID.80000008H:EAX[7:0] is supported, the maximum physical address number supported should come from this field.
**INPUT EAX = 0H: Returns CPUID's Highest Value for Basic Processor Information and the Vendor Identification String**

When CPUID executes with EAX set to 0H, the processor returns the highest value the CPUID recognizes for returning basic processor information. The value is returned in the EAX register (see Table 1-3) and is processor specific.

A vendor identification string is also returned in EBX, EDX, and ECX. For Intel processors, the string is “GenuineIntel” and is expressed:

- EBX ← \texttt{756e6547h} (* “Genu”, with G in the low 4 bits of BL *)
- EDX ← \texttt{49656e69h} (* “ineI”, with i in the low 4 bits of DL *)
- ECX ← \texttt{6c65746eh} (* “ntel”, with n in the low 4 bits of CL *)

**INPUT EAX = 80000000H: Returns CPUID's Highest Value for Extended Processor Information**

When CPUID executes with EAX set to 0H, the processor returns the highest value the processor recognizes for returning extended processor information. The value is returned in the EAX register (see Table 1-3) and is processor specific.

**Table 1-3. Highest CPUID Source Operand for Intel 64 and IA-32 Processors**

<table>
<thead>
<tr>
<th>Intel 64 or IA-32 Processors</th>
<th>Basic Information</th>
<th>Extended Function Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Earlier Intel486 Processors</td>
<td>CPUID Not Implemented</td>
<td>CPUID Not Implemented</td>
</tr>
<tr>
<td>Later Intel486 Processors and Pentium Processors</td>
<td>01H</td>
<td>Not Implemented</td>
</tr>
<tr>
<td>Pentium Pro and Pentium II Processors, Intel® Celeron® Processors</td>
<td>02H</td>
<td>Not Implemented</td>
</tr>
<tr>
<td>Pentium III Processors</td>
<td>03H</td>
<td>Not Implemented</td>
</tr>
<tr>
<td>Pentium 4 Processors</td>
<td>02H</td>
<td>800000004H</td>
</tr>
<tr>
<td>Intel Xeon Processors</td>
<td>02H</td>
<td>800000004H</td>
</tr>
<tr>
<td>Pentium M Processor</td>
<td>02H</td>
<td>800000004H</td>
</tr>
<tr>
<td>Pentium 4 Processor supporting Hyper-Threading Technology</td>
<td>05H</td>
<td>800000008H</td>
</tr>
<tr>
<td>Pentium D Processor (8xx)</td>
<td>05H</td>
<td>800000008H</td>
</tr>
<tr>
<td>Pentium D Processor (9xx)</td>
<td>06H</td>
<td>800000008H</td>
</tr>
<tr>
<td>Intel Core Duo Processor</td>
<td>0AH</td>
<td>800000008H</td>
</tr>
<tr>
<td>Intel Core 2 Duo Processor</td>
<td>0AH</td>
<td>800000008H</td>
</tr>
<tr>
<td>Intel Xeon Processor 3000, 5100, 5300 Series</td>
<td>0AH</td>
<td>800000008H</td>
</tr>
<tr>
<td>Intel Xeon Processor 3000, 5100, 5200, 5300, 5400 Series</td>
<td>0AH</td>
<td>800000008H</td>
</tr>
<tr>
<td>Intel Core 2 Duo Processor 8000 Series</td>
<td>0DH</td>
<td>800000008H</td>
</tr>
<tr>
<td>Intel Xeon Processor 5200, 5400 Series</td>
<td>0AH</td>
<td>800000008H</td>
</tr>
</tbody>
</table>

**IA32_BIOS_SIGN_ID Returns Microcode Update Signature**

For processors that support the microcode update facility, the IA32_BIOS_SIGN_ID MSR is loaded with the update signature whenever CPUID executes. The signature is returned in the upper DWORD. For details, see Chapter 10 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*. 
INPUT EAX = 01H: Returns Model, Family, Stepping Information

When CPUID executes with EAX set to 01H, version information is returned in EAX (see Figure 1-1). For example: model, family, and processor type for the Intel Xeon processor 5100 series is as follows:

- Model — 1111B
- Family — 0101B
- Processor Type — 00B

See Table 1-4 for available processor type values. Stepping IDs are provided as needed.

![Figure 1-1. Version Information Returned by CPUID in EAX](image)

### Table 1-4. Processor Type Field

<table>
<thead>
<tr>
<th>Type</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Original OEM Processor</td>
<td>00B</td>
</tr>
<tr>
<td>Intel OverDrive® Processor</td>
<td>01B</td>
</tr>
<tr>
<td>Dual processor (not applicable to Intel486 processors)</td>
<td>10B</td>
</tr>
<tr>
<td>Intel reserved</td>
<td>11B</td>
</tr>
</tbody>
</table>

### NOTE


The Extended Family ID needs to be examined only when the Family ID is 0FH. Integrate the fields into a display using the following rule:

```
IF Family_ID ≠ 0FH
    THEN Displayed_Family = Family_ID;
ELSE Displayed_Family = Extended_Family_ID + Family_ID;
(* Right justify and zero-extend 4-bit field.*)
FI;
(* Show Display_Family as HEX field.*)
```
The Extended Model ID needs to be examined only when the Family ID is 06H or 0FH. Integrate the field into a display using the following rule:

IF (Family_ID = 06H or Family_ID = 0FH)
    THEN Displayed_Model = (Extended_Model_ID << 4) + Model_ID;
    (* Right justify and zero-extend 4-bit field; display Model_ID as HEX field.*)
ELSE Displayed_Model = Model_ID;
FI;
(* Show Display_Model as HEX field.*)

INPUT EAX = 01H: Returns Additional Information in EBX

When CPUID executes with EAX set to 01H, additional information is returned to the EBX register:

- Brand index (low byte of EBX) — this number provides an entry into a brand string table that contains brand strings for IA-32 processors. More information about this field is provided later in this section.
- CLFLUSH instruction cache line size (second byte of EBX) — this number indicates the size of the cache line flushed with CLFLUSH instruction in 8-byte increments. This field was introduced in the Pentium 4 processor.
- Local APIC ID (high byte of EBX) — this number is the 8-bit ID that is assigned to the local APIC on the processor during power up. This field was introduced in the Pentium 4 processor.

INPUT EAX = 01H: Returns Feature Information in ECX and EDX

When CPUID executes with EAX set to 01H, feature information is returned in ECX and EDX.

- Figure 1-2 and Table 1-5 show encodings for ECX.
- Figure 1-3 and Table 1-6 show encodings for EDX.

For all feature flags, a 1 indicates that the feature is supported. Use Intel to properly interpret feature flags.

NOTE
Software must confirm that a processor feature is present using feature flags returned by CPUID prior to using the feature. Software should not depend on future offerings retaining all features.
### Table 1-5. Feature Information Returned in the ECX Register

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SSE3</td>
<td>Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.</td>
</tr>
<tr>
<td>1</td>
<td>PCLMULQDQ</td>
<td>A value of 1 indicates the processor supports PCLMULQDQ instruction.</td>
</tr>
<tr>
<td>2</td>
<td>DTES64</td>
<td>64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout.</td>
</tr>
<tr>
<td>3</td>
<td>MONITOR</td>
<td>MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.</td>
</tr>
<tr>
<td>4</td>
<td>DS-CPL</td>
<td>CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.</td>
</tr>
<tr>
<td>5</td>
<td>VMX</td>
<td>Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.</td>
</tr>
<tr>
<td>6</td>
<td>SMX</td>
<td>Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 6, “Safer Mode Extensions Reference”.</td>
</tr>
<tr>
<td>7</td>
<td>EST</td>
<td>Enhanced Intel SpeedStep® Technology. A value of 1 indicates that the processor supports this technology.</td>
</tr>
<tr>
<td>8</td>
<td>TM2</td>
<td>Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.</td>
</tr>
<tr>
<td>9</td>
<td>SSSE3</td>
<td>A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor.</td>
</tr>
</tbody>
</table>
### Table 1-5. Feature Information Returned in the ECX Register (Continued)

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>CNXT-ID</td>
<td><strong>L1 Context ID.</strong> A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.</td>
</tr>
<tr>
<td>11</td>
<td>SDBG</td>
<td>A value of 1 indicates the processor supports IA32_DEBUG_INTERFACE MSR for silicon debug.</td>
</tr>
<tr>
<td>12</td>
<td>FMA</td>
<td>A value of 1 indicates the processor supports FMA extensions using YMM state.</td>
</tr>
<tr>
<td>13</td>
<td>CMPXCHG16B</td>
<td><strong>CMPXCHG16B Available.</strong> A value of 1 indicates that the feature is available.</td>
</tr>
<tr>
<td>14</td>
<td>xTPR Update Control</td>
<td><strong>xTPR Update Control.</strong> A value of 1 indicates that the processor supports changing IA32_MISC_ENABLES[bit 23].</td>
</tr>
<tr>
<td>15</td>
<td>PDCM</td>
<td><strong>Perfmon and Debug Capability.</strong> A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES.</td>
</tr>
<tr>
<td>16</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>17</td>
<td>PCID</td>
<td><strong>Process-context identifiers.</strong> A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1.</td>
</tr>
<tr>
<td>18</td>
<td>DCA</td>
<td>A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.</td>
</tr>
<tr>
<td>19</td>
<td>SSE4.1</td>
<td>A value of 1 indicates that the processor supports SSE4.1.</td>
</tr>
<tr>
<td>20</td>
<td>SSE4.2</td>
<td>A value of 1 indicates that the processor supports SSE4.2.</td>
</tr>
<tr>
<td>21</td>
<td>x2APIC</td>
<td>A value of 1 indicates that the processor supports x2APIC feature.</td>
</tr>
<tr>
<td>22</td>
<td>MOVBE</td>
<td>A value of 1 indicates that the processor supports MOVBE instruction.</td>
</tr>
<tr>
<td>23</td>
<td>POPCNT</td>
<td>A value of 1 indicates that the processor supports the POPCNT instruction.</td>
</tr>
<tr>
<td>24</td>
<td>TSC-Deadline</td>
<td>A value of 1 indicates that the processor’s local APIC timer supports one-shot operation using a TSC deadline value.</td>
</tr>
<tr>
<td>25</td>
<td>AES</td>
<td>A value of 1 indicates that the processor supports the AESNI instruction extensions.</td>
</tr>
<tr>
<td>26</td>
<td>XSAVE</td>
<td>A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0.</td>
</tr>
<tr>
<td>27</td>
<td>OSXSAVE</td>
<td>A value of 1 indicates that the OS has set CR4.OSXSAVE[bit 18] to enable XSETBV/XGETBV instructions to access XCR0 and to support processor extended state management using XSAVE/XRSTOR.</td>
</tr>
<tr>
<td>28</td>
<td>AVX</td>
<td>A value of 1 indicates that processor supports AVX instructions operating on 256-bit YMM state, and three-operand encoding of 256-bit and 128-bit SIMD instructions.</td>
</tr>
<tr>
<td>29</td>
<td>F16C</td>
<td>A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.</td>
</tr>
<tr>
<td>30</td>
<td>RDRAND</td>
<td>A value of 1 indicates that processor supports RDRAND instruction.</td>
</tr>
<tr>
<td>31</td>
<td>Not Used</td>
<td>Always return 0.</td>
</tr>
</tbody>
</table>
Table 1-6. More on Feature Information Returned in the EDX Register

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FPU</td>
<td>Floating-point Unit On-Chip. The processor contains an x87 FPU.</td>
</tr>
<tr>
<td>1</td>
<td>VME</td>
<td>Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.</td>
</tr>
<tr>
<td>2</td>
<td>DE</td>
<td>Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.</td>
</tr>
<tr>
<td>3</td>
<td>PSE</td>
<td>Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.</td>
</tr>
<tr>
<td>4</td>
<td>TSC</td>
<td>Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.</td>
</tr>
<tr>
<td>5</td>
<td>MSR</td>
<td>Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.</td>
</tr>
</tbody>
</table>

Figure 1-3. Feature Information Returned in the EDX Register
**Physical Address Extension.** Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 MByte pages if PAE bit is 1. The actual number of address bits beyond 32 is not defined, and is implementation specific.

**Machine Check Exception.** Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.

**CMPXCHG8B Instruction.** The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).

**APIC On-Chip.** The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).

**Page Global Bit.** The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.

**Memory Type Range Registers.** MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.

**Page Attribute Table.** Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.

**36-Bit Page Size Extension.** 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.

**Processor Serial Number.** The processor supports the 96-bit processor identification number feature and the feature is enabled.

**CLFLUSH Instruction.** CLFLUSH Instruction is supported.

**Debug Store.** The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, "Introduction to Virtual-Machine Extensions," in the *Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3C*).

**Thermal Monitor and Software Controlled Clock Facilities.** The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.

**Intel MMX Technology.** The processor supports the Intel MMX technology.

**FXSAVE and FXRSTOR Instructions.** The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating-point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.

### Table 1-6. More on Feature Information Returned in the EDX Register(Continued)

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>PAE</td>
<td><strong>Physical Address Extension.</strong> Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 MByte pages if PAE bit is 1. The actual number of address bits beyond 32 is not defined, and is implementation specific.</td>
</tr>
<tr>
<td>7</td>
<td>MCE</td>
<td><strong>Machine Check Exception.</strong> Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.</td>
</tr>
<tr>
<td>8</td>
<td>CXB</td>
<td><strong>CMPXCHG8B Instruction.</strong> The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).</td>
</tr>
<tr>
<td>9</td>
<td>APIC</td>
<td><strong>APIC On-Chip.</strong> The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>SEP</td>
<td><strong>SYSENTER and SYSEXIT Instructions.</strong> The SYSENTER and SYSEXIT and associated MSRs are supported.</td>
</tr>
<tr>
<td>12</td>
<td>MTRRR</td>
<td><strong>Memory Type Range Registers.</strong> MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.</td>
</tr>
<tr>
<td>13</td>
<td>PGE</td>
<td><strong>Page Global Bit.</strong> The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.</td>
</tr>
<tr>
<td>14</td>
<td>MCA</td>
<td><strong>Machine Check Architecture.</strong> The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.</td>
</tr>
<tr>
<td>15</td>
<td>CMOV</td>
<td><strong>Conditional Move Instructions.</strong> The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported.</td>
</tr>
<tr>
<td>16</td>
<td>PAT</td>
<td><strong>Page Attribute Table.</strong> Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.</td>
</tr>
<tr>
<td>17</td>
<td>PSE-36</td>
<td><strong>36-Bit Page Size Extension.</strong> 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.</td>
</tr>
<tr>
<td>18</td>
<td>PSN</td>
<td><strong>Processor Serial Number.</strong> The processor supports the 96-bit processor identification number feature and the feature is enabled.</td>
</tr>
<tr>
<td>19</td>
<td>CLFSH</td>
<td><strong>CLFLUSH Instruction.</strong> CLFLUSH Instruction is supported.</td>
</tr>
<tr>
<td>20</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>21</td>
<td>DS</td>
<td><strong>Debug Store.</strong> The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, &quot;Introduction to Virtual-Machine Extensions,&quot; in the <em>Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3C</em>).</td>
</tr>
<tr>
<td>22</td>
<td>ACPI</td>
<td><strong>Thermal Monitor and Software Controlled Clock Facilities.</strong> The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.</td>
</tr>
<tr>
<td>23</td>
<td>MMX</td>
<td><strong>Intel MMX Technology.</strong> The processor supports the Intel MMX technology.</td>
</tr>
<tr>
<td>24</td>
<td>FXSR</td>
<td><strong>FXSAVE and FXRSTOR Instructions.</strong> The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating-point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.</td>
</tr>
</tbody>
</table>
FUTURE INTEL® ARCHITECTURE INSTRUCTION EXTENSIONS AND FEATURES

INPUT EAX = 02H: Cache and TLB Information Returned in EAX, EBX, ECX, EDX

When CPUID executes with EAX set to 02H, the processor returns information about the processor’s internal caches and TLBs in the EAX, EBX, ECX, and EDX registers.

The encoding is as follows:

- The least-significant byte in register EAX (register AL) indicates the number of times the CPUID instruction must be executed with an input value of 02H to get a complete description of the processor’s caches and TLBs. The first member of the family of Pentium 4 processors will return a 01H.
- The most significant bit (bit 31) of each register indicates whether the register contains valid information (set to 0) or is reserved (set to 1).
- If a register contains valid information, the information is contained in 1 byte descriptors. Table 1-7 shows the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache or TLB types. The descriptors may appear in any order.

**Table 1-6. More on Feature Information Returned in the EDX Register (Continued)**

<table>
<thead>
<tr>
<th>Bit #</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>SSE</td>
<td>SSE. The processor supports the SSE extensions.</td>
</tr>
<tr>
<td>26</td>
<td>SSE2</td>
<td>SSE2. The processor supports the SSE2 extensions.</td>
</tr>
<tr>
<td>27</td>
<td>SS</td>
<td>Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.</td>
</tr>
<tr>
<td>28</td>
<td>HTT</td>
<td>Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package.</td>
</tr>
<tr>
<td>29</td>
<td>TM</td>
<td>Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).</td>
</tr>
<tr>
<td>30</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>31</td>
<td>PBE</td>
<td>Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.</td>
</tr>
</tbody>
</table>

**Table 1-7. Encoding of Cache and TLB Descriptors**

<table>
<thead>
<tr>
<th>Descriptor Value</th>
<th>Cache or TLB Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>Null descriptor</td>
</tr>
<tr>
<td>01H</td>
<td>Instruction TLB: 4 KByte pages, 4-way set associative, 32 entries</td>
</tr>
<tr>
<td>02H</td>
<td>Instruction TLB: 4 MByte pages, 4-way set associative, 2 entries</td>
</tr>
<tr>
<td>03H</td>
<td>Data TLB: 4 KByte pages, 4-way set associative, 64 entries</td>
</tr>
<tr>
<td>04H</td>
<td>Data TLB: 4 MByte pages, 4-way set associative, 8 entries</td>
</tr>
<tr>
<td>05H</td>
<td>Data TLB1: 4 MByte pages, 4-way set associative, 32 entries</td>
</tr>
<tr>
<td>06H</td>
<td>1st-level instruction cache: 8 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>08H</td>
<td>1st-level instruction cache: 16 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>0AH</td>
<td>1st-level data cache: 8 KBytes, 2-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>0BH</td>
<td>Instruction TLB: 4 MByte pages, 4-way set associative, 4 entries</td>
</tr>
<tr>
<td>0CH</td>
<td>1st-level data cache: 16 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>22H</td>
<td>3rd-level cache: 512 KBytes, 4-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>23H</td>
<td>3rd-level cache: 1 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>25H</td>
<td>3rd-level cache: 2 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
</tbody>
</table>
FUTURE INTEL® ARCHITECTURE INSTRUCTION EXTENSIONS AND FEATURES

<table>
<thead>
<tr>
<th>Descriptor Value</th>
<th>Cache or TLB Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>29H</td>
<td>3rd-level cache: 4 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>2CH</td>
<td>1st-level data cache: 32 KBytes, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>30H</td>
<td>1st-level instruction cache: 32 KBytes, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>40H</td>
<td>No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache</td>
</tr>
<tr>
<td>41H</td>
<td>2nd-level cache: 128 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>42H</td>
<td>2nd-level cache: 256 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>43H</td>
<td>2nd-level cache: 512 KBytes, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>44H</td>
<td>2nd-level cache: 1 MByte, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>45H</td>
<td>2nd-level cache: 2 MByte, 4-way set associative, 32 byte line size</td>
</tr>
<tr>
<td>46H</td>
<td>3rd-level cache: 4 MByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>47H</td>
<td>3rd-level cache: 8 MByte, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>49H</td>
<td>3rd-level cache: 4 MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0FH, Model 06H); 2nd-level cache: 4 MByte, 16-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4AH</td>
<td>3rd-level cache: 6 MByte, 12-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>48H</td>
<td>3rd-level cache: 8 MByte, 16-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4CH</td>
<td>3rd-level cache: 12 MByte, 12-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>4DH</td>
<td>3rd-level cache: 16 MByte, 16-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>50H</td>
<td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 64 entries</td>
</tr>
<tr>
<td>51H</td>
<td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries</td>
</tr>
<tr>
<td>52H</td>
<td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 256 entries</td>
</tr>
<tr>
<td>56H</td>
<td>Data TLB0: 4 MByte pages, 4-way associative, 16 entries</td>
</tr>
<tr>
<td>57H</td>
<td>Data TLB0: 4 KByte pages, 4-way associative, 16 entries</td>
</tr>
<tr>
<td>58H</td>
<td>Data TLB: 4 KByte and 4 MByte pages, 64 entries</td>
</tr>
<tr>
<td>59H</td>
<td>Data TLB: 4 KByte and 4 MByte pages, 128 entries</td>
</tr>
<tr>
<td>5DH</td>
<td>Data TLB: 4 KByte and 4 MByte pages, 256 entries</td>
</tr>
<tr>
<td>60H</td>
<td>1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>66H</td>
<td>1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>67H</td>
<td>1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>68H</td>
<td>1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>70H</td>
<td>Trace cache: 12 K-µop, 8-way set associative</td>
</tr>
<tr>
<td>71H</td>
<td>Trace cache: 16 K-µop, 8-way set associative</td>
</tr>
<tr>
<td>72H</td>
<td>Trace cache: 32 K-µop, 8-way set associative</td>
</tr>
<tr>
<td>78H</td>
<td>2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>79H</td>
<td>2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7AH</td>
<td>2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7BH</td>
<td>2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7CH</td>
<td>2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector</td>
</tr>
<tr>
<td>7DH</td>
<td>2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size</td>
</tr>
<tr>
<td>7FH</td>
<td>2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size</td>
</tr>
<tr>
<td>82H</td>
<td>2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size</td>
</tr>
</tbody>
</table>
Example 1-1. Example of Cache and TLB Interpretation

The first member of the family of Pentium 4 processors returns the following information about caches and TLBs when the CPUID executes with an input value of 2:

- EAX 66 5B 50 01H
- EBX 0H
- ECX 0H
- EDX 00 7A 70 00H

Which means:
- The least-significant byte (byte 0) of register EAX is set to 01H. This indicates that CPUID needs to be executed once with an input value of 2 to retrieve complete information about caches and TLBs.
- The most-significant bit of all four registers (EAX, EBX, ECX, and EDX) is set to 0, indicating that each register contains valid 1-byte descriptors.
- Bytes 1, 2, and 3 of register EAX indicate that the processor has:
  - 50H - a 64-entry instruction TLB, for mapping 4-KByte and 2-MByte or 4-MByte pages.
  - 5BH - a 64-entry data TLB, for mapping 4-KByte and 4-MByte pages.
  - 66H - an 8-KByte 1st level data cache, 4-way set associative, with a 64-Byte cache line size.
- The descriptors in registers EBX and ECX are valid, but contain NULL descriptors.
- Bytes 0, 1, 2, and 3 of register EDX indicate that the processor has:
  - 00H - NULL descriptor.
  - 70H - Trace cache: 12 K-μop, 8-way set associative.
  - 7AH - a 256-KByte 2nd level cache, 8-way set associative, with a sectored, 64-byte cache line size.
  - 00H - NULL descriptor.

INPUT EAX = 04H: Returns Deterministic Cache Parameters for Each Level

When CPUID executes with EAX set to 04H and ECX contains an index value, the processor returns encoded data that describe a set of deterministic cache parameters (for the cache level associated with the input in ECX). Valid index values start from 0.

Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an index value of 0, until the parameters report the value associated with the cache type field is 0. The architecturally defined fields reported by deterministic cache parameters are documented in Table 1-2.
The CPUID leaf 4 also reports data that can be used to derive the topology of processor cores in a physical package. This information is constant for all valid index values. Software can query the raw data reported by executing CPUID with EAX=04H and ECX=0H and use it as part of the topology enumeration algorithm described in Chapter 8, “Multiple-Processor Management,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.

**INPUT EAX = 05H: Returns MONITOR and MWAIT Features**

When CPUID executes with EAX set to 05H, the processor returns information about features available to MONITOR/MWAIT instructions. The MONITOR instruction is used for address-range monitoring in conjunction with MWAIT instruction. The MWAIT instruction optionally provides additional extensions for advanced power management. See Table 1-2.

**INPUT EAX = 06H: Returns Thermal and Power Management Features**

When CPUID executes with EAX set to 06H, the processor returns information about thermal and power management features. See Table 1-2.

**INPUT EAX = 07H: Returns Structured Extended Feature Enumeration Information**

When CPUID executes with EAX set to 07H and ECX = 0H, the processor returns information about the maximum number of sub-leaves that contain extended feature flags. See Table 1-2.

When CPUID executes with EAX set to 07H and ECX = n (n > 1 and less than the number of non-zero bits in CPUID.(EAX=07H, ECX= 0H).EAX, the processor returns information about extended feature flags. See Table 1-2. In sub-leaf 0, only EAX has the number of sub-leaves. In sub-leaf 0, EBX, ECX & EDX all contain extended feature flags.

**Table 1-8. Structured Extended Feature Leaf, Function 0, EBX Register**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RWFSGSBASE</td>
<td>A value of 1 indicates the processor supports RD/WR FSGSBASE instructions</td>
</tr>
<tr>
<td>1-31</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

**INPUT EAX = 09H: Returns Direct Cache Access Information**

When CPUID executes with EAX set to 09H, the processor returns information about Direct Cache Access capabilities. See Table 1-2.

**INPUT EAX = 0AH: Returns Architectural Performance Monitoring Features**

When CPUID executes with EAX set to 0AH, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID (see Table 1-2) is greater than Pn 0. See Table 1-2.

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 17, “Debug, Branch Profile, TSC, and Quality of Service,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.

**INPUT EAX = 0BH: Returns Extended Topology Information**

When CPUID executes with EAX set to 0BH, the processor returns information about extended topology enumeration data. Software must detect the presence of CPUID leaf 0BH by verifying (a) the highest leaf index supported by CPUID is >= 0BH, and (b) CPUID.0BH:EBX[15:0] reports a non-zero value. See Table 1-2.
INPUT EAX = 0DH: Returns Processor Extended States Enumeration Information

When CPUID executes with EAX set to 0DH and ECX = 0H, the processor returns information about the bit-vector representation of all processor state extensions that are supported in the processor and storage size requirements of the XSAVE/XRSTOR area. See Table 1-2.

When CPUID executes with EAX set to 0DH and ECX = n (n > 1, and is a valid sub-leaf index), the processor returns information about the size and offset of each processor extended state save area within the XSAVE/XRSTOR area. See Table 1-2. Software can use the forward-extendable technique depicted below to query the valid sub-leaves and obtain size and offset information for each processor extended state save area:

For i = 2 to 62 // sub-leaf 1 is reserved
  IF (CPUID.(EAX=0DH, ECX=0):VECTOR[i] = 1 ) // VECTOR is the 64-bit value of EDX:EAX
    Execute CPUID.(EAX=0DH, ECX = i) to examine size and offset for sub-leaf i;
  FI;

INPUT EAX = 0FH: Returns Platform Quality of Service (PQoS) Monitoring Enumeration Information

When CPUID executes with EAX set to 0FH and ECX = 0, the processor returns information about the bit-vector representation of QoS monitoring resource types that are supported in the processor and maximum range of RMID values the processor can use to monitor any supported resource types. Each bit, starting from bit 1, corresponds to a specific resource type if the bit is set. The bit position corresponds to the sub-leaf index (or ResID) that software must use to query QoS monitoring capability available for that type. See Table 1-2.

When CPUID executes with EAX set to 0FH and ECX = n (n >= 1, and is a valid ResID), the processor returns information software can use to program IA32_PQR_ASSOC, IA32_QM_EVTSEL MSRs before reading QoS data from the IA32_QM_CTR MSR.

INPUT EAX = 10H: Returns Platform Quality of Service (PQoS) Enforcement Enumeration Information

When CPUID executes with EAX set to 10H and ECX = 0, the processor returns information about the bit-vector representation of QoS Enforcement resource types that are supported in the processor. Each bit, starting from bit 1, corresponds to a specific resource type if the bit is set. The bit position corresponds to the sub-leaf index (or ResID) that software must use to query QoS enforcement capability available for that type. See Table 1-2.

When CPUID executes with EAX set to 10H and ECX = n (n >= 1, and is a valid ResID), the processor returns information about available classes of service and range of QoS mask MSRs that software can use to configure each class of services using capability bit masks in the QoS Mask registers, IA32_resourceType_Mask_n.

INPUT EAX = 14H: Returns Intel Processor Trace Enumeration Information

When CPUID executes with EAX set to 14H and ECX = 0H, the processor returns information about Intel Processor Trace extensions. See Table 1-2.

When CPUID executes with EAX set to 14H and ECX = n (n > 0 and less than the number of non-zero bits in CPUID.(EAX=14H, ECX= 0H).EAX), the processor returns information about packet generation in Intel Processor Trace. See Table 1-2.

INPUT EAX = 15H: Returns Time Stamp Counter and Core Crystal Clock Information

When CPUID executes with EAX set to 15H and ECX = 0H, the processor returns information about Time Stamp Counter and Core Crystal Clock. See Table 1-2.

INPUT EAX = 16H: Returns Processor Frequency Information

When CPUID executes with EAX set to 16H, the processor returns information about Processor Frequency Information. See Table 1-2.

INPUT EAX = 17H: Returns System-On-Chip Information

When CPUID executes with EAX set to 17H, the processor returns information about the System-On-Chip Vendor Attribute Enumeration. See Table 1-2.
**INPUT EAX = 18H: Returns Deterministic Address Translation Parameters Information**

When CPUID executes with EAX set to 18H, the processor returns information about the Deterministic Address Translation Parameters. See Table 1-2.

**METHODS FOR RETURNING BRANDING INFORMATION**

Use the following techniques to access branding information:

1. Processor brand string method; this method also returns the processor’s maximum operating frequency
2. Processor brand index; this method uses a software supplied brand string table.

These two methods are discussed in the following sections. For methods that are available in early processors, see Section: "Identification of Earlier IA-32 Processors” in Chapter 16 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*.

**The Processor Brand String Method**

Figure 1-4 describes the algorithm used for detection of the brand string. Processor brand identification software should execute this algorithm on all Intel 64 and IA-32 processors.

This method (introduced with Pentium 4 processors) returns an ASCII brand identification string and the maximum operating frequency of the processor to the EAX, EBX, ECX, and EDX registers.

**How Brand Strings Work**

To use the brand string method, execute CPUID with EAX input of 8000002H through 80000004H. For each input value, CPUID returns 16 ASCII characters using EAX, EBX, ECX, and EDX. The returned string will be NULL-terminated.

Table 1-9 shows the brand string that is returned by the first processor in the Pentium 4 processor family.
Figure 1-5 provides an algorithm which software can use to extract the maximum processor operating frequency from the processor brand string.

Table 1-9. Processor Brand String Returned with Pentium 4 Processor

<table>
<thead>
<tr>
<th>EAX Input Value</th>
<th>Return Values</th>
<th>ASCII Equivalent</th>
</tr>
</thead>
</table>
| 80000002H       | EAX = 20202020H  
EBX = 20202020H  
ECX = 20202020H  
EDX = 6E492020H | “” ” ” |
| 80000003H       | EAX = 286C6574H  
EBX = 50202952H  
ECX = 69746E65H  
EDX = 52286D75H | “(let”  
“P ))”  
“itne”  
“R(mu” |
| 80000004H       | EAX = 20342029H  
EBX = 20555043H  
ECX = 30303531H  
EDX = 007A484DH | “ 4 )”  
“ UPC”  
“0051”  
“\0zHM” |
NOTE
When a frequency is given in a brand string, it is the maximum qualified frequency of the processor, not the frequency at which the processor is currently running.

The Processor Brand Index Method
The brand index method (introduced with Pentium® III Xeon® processors) provides an entry point into a brand identification table that is maintained in memory by system software and is accessible from system- and user-level code. In this table, each brand index is associated with an ASCII brand identification string that identifies the official Intel family and model number of a processor.

When CPUID executes with EAX set to 01H, the processor returns a brand index to the low byte in EBX. Software can then use this index to locate the brand identification string for the processor in the brand identification table. The first entry (brand index 0) in this table is reserved, allowing for backward compatibility with processors that do not support the brand identification feature. Starting with processor signature family ID = 0FH, model = 03H, brand index method is no longer supported. Use brand string method instead.
Table 1-10 shows brand indices that have identification strings associated with them.

<table>
<thead>
<tr>
<th>Brand Index</th>
<th>Brand String</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>This processor does not support the brand identification feature</td>
</tr>
<tr>
<td>01H</td>
<td>Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>02H</td>
<td>Intel(R) Pentium(R) III processor¹</td>
</tr>
<tr>
<td>03H</td>
<td>Intel(R) Pentium(R) III Xeon(R) processor; If processor signature = 000006B1h, then Intel(R) Celeron(R) processor</td>
</tr>
<tr>
<td>04H</td>
<td>Intel(R) Pentium(R) III processor</td>
</tr>
<tr>
<td>06H</td>
<td>Mobile Intel(R) Pentium(R) III processor-M</td>
</tr>
<tr>
<td>07H</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>08H</td>
<td>Intel(R) Pentium(R) 4 processor</td>
</tr>
<tr>
<td>09H</td>
<td>Intel(R) Pentium(R) 4 processor</td>
</tr>
<tr>
<td>0AH</td>
<td>Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>0BH</td>
<td>Intel(R) Xeon(R) processor; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor MP</td>
</tr>
<tr>
<td>0CH</td>
<td>Intel(R) Xeon(R) processor MP</td>
</tr>
<tr>
<td>0EH</td>
<td>Mobile Intel(R) Pentium(R) 4 processor-M; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor</td>
</tr>
<tr>
<td>0FH</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>11H</td>
<td>Mobile Genuine Intel(R) processor</td>
</tr>
<tr>
<td>12H</td>
<td>Intel(R) Celeron(R) M processor</td>
</tr>
<tr>
<td>13H</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>14H</td>
<td>Intel(R) Celeron(R) processor</td>
</tr>
<tr>
<td>15H</td>
<td>Mobile Genuine Intel(R) processor</td>
</tr>
<tr>
<td>16H</td>
<td>Intel(R) Pentium(R) M processor</td>
</tr>
<tr>
<td>17H</td>
<td>Mobile Intel(R) Celeron(R) processor¹</td>
</tr>
<tr>
<td>18H – 0FFH</td>
<td>RESERVED</td>
</tr>
</tbody>
</table>

NOTES:
1. Indicates versions of these processors that were introduced after the Pentium III

**IA-32 Architecture Compatibility**

CPUID is not supported in early models of the Intel486 processor or in any IA-32 processor earlier than the Intel486 processor.

**Operation**

IA32_BIOS_SIGN_ID MSR ← Update with installed microcode revision number;

CASE (EAX) OF
  EAX = 0:  
    EAX ← Highest basic function input value understood by CPUID;  
    EBX ← Vendor identification string;  
    EDX ← Vendor identification string;  
    ECX ← Vendor identification string;  
    BREAK;  
  EAX = 1H:  
    EAX[3:0] ← Stepping ID;
EAX[7:4] ← Model;
EAX[11:8] ← Family;
EAX[13:12] ← Processor type;
EAX[15:14] ← Reserved;
EAX[19:16] ← Extended Model;
EAX[27:20] ← Extended Family;
EAX[31:28] ← Reserved;
EBX[7:0] ← Brand Index; (* Reserved if the value is zero. *)
EBX[15:8] ← CLFLUSH Line Size;
EBX[16:23] ← Reserved; (* Number of threads enabled = 2 if MT enable fuse set. *)
EBX[24:31] ← Initial APIC ID;
ECX ← Feature flags; (* See Figure 1-2. *)
EDX ← Feature flags; (* See Figure 1-3. *)

BREAK;

EAX = 2H:
EAX ← Cache and TLB information;
EBX ← Cache and TLB information;
ECX ← Cache and TLB information;
EDX ← Cache and TLB information;

BREAK;

EAX = 3H:
EAX ← Reserved;
EBX ← Reserved;
ECX ← ProcessorSerialNumber[31:0];
(* Pentium III processors only, otherwise reserved. *)
EDX ← ProcessorSerialNumber[63:32];
(* Pentium III processors only, otherwise reserved. *)

BREAK

EAX = 4H:
EAX ← Deterministic Cache Parameters Leaf; (* See Table 1-2. *)
EBX ← Deterministic Cache Parameters Leaf;
ECX ← Deterministic Cache Parameters Leaf;
EDX ← Deterministic Cache Parameters Leaf;

BREAK;

EAX = 5H:
EAX ← MONITOR/MWAIT Leaf; (* See Table 1-2. *)
EBX ← MONITOR/MWAIT Leaf;
ECX ← MONITOR/MWAIT Leaf;
EDX ← MONITOR/MWAIT Leaf;

BREAK;

EAX = 6H:
EAX ← Thermal and Power Management Leaf; (* See Table 1-2. *)
EBX ← Thermal and Power Management Leaf;
ECX ← Thermal and Power Management Leaf;
EDX ← Thermal and Power Management Leaf;

BREAK;

EAX = 7H:
EAX ← Structured Extended Feature Leaf; (* See Table 1-2. *)
EBX ← Structured Extended Feature Leaf;
ECX ← Structured Extended Feature Leaf;
EDX ← Structured Extended Feature Leaf;

BREAK;

EAX = 8H:
EAX ← Reserved = 0;
EBX ← Reserved = 0;
ECX ← Reserved = 0;
EDX ← Reserved = 0;
BREAK;
EAX = 9H:
    EAX ← Direct Cache Access Information Leaf; (* See Table 1-2. *)
    EBX ← Direct Cache Access Information Leaf;
    ECX ← Direct Cache Access Information Leaf;
    EDX ← Direct Cache Access Information Leaf;
BREAK;
EAX = AH:
    EAX ← Architectural Performance Monitoring Leaf; (* See Table 1-2. *)
    EBX ← Architectural Performance Monitoring Leaf;
    ECX ← Architectural Performance Monitoring Leaf;
    EDX ← Architectural Performance Monitoring Leaf;
BREAK
EAX = BH:
    EAX ← Extended Topology Enumeration Leaf; (* See Table 1-2. *)
    EBX ← Extended Topology Enumeration Leaf;
    ECX ← Extended Topology Enumeration Leaf;
    EDX ← Extended Topology Enumeration Leaf;
BREAK;
EAX = CH:
    EAX ← Reserved = 0;
    EBX ← Reserved = 0;
    ECX ← Reserved = 0;
    EDX ← Reserved = 0;
BREAK;
EAX = DH:
    EAX ← Processor Extended State Enumeration Leaf; (* See Table 1-2. *)
    EBX ← Processor Extended State Enumeration Leaf;
    ECX ← Processor Extended State Enumeration Leaf;
    EDX ← Processor Extended State Enumeration Leaf;
BREAK;
EAX = EH:
    EAX ← Reserved = 0;
    EBX ← Reserved = 0;
    ECX ← Reserved = 0;
    EDX ← Reserved = 0;
BREAK;
EAX = FH:
    EAX ← Platform Quality of Service Monitoring Enumeration Leaf; (* See Table 1-2. *)
    EBX ← Platform Quality of Service Monitoring Enumeration Leaf;
    ECX ← Platform Quality of Service Monitoring Enumeration Leaf;
    EDX ← Platform Quality of Service Monitoring Enumeration Leaf;
BREAK;
EAX = 10H:
    EAX ← Platform Quality of Service Enforcement Enumeration Leaf; (* See Table 1-2. *)
    EBX ← Platform Quality of Service Enforcement Enumeration Leaf;
    ECX ← Platform Quality of Service Enforcement Enumeration Leaf;
    EDX ← Platform Quality of Service Enforcement Enumeration Leaf;
BREAK;
EAX = 14H:
    EAX ← Intel Processor Trace Enumeration Leaf; (* See Table 1-2. *)
EBX ← Intel Processor Trace Enumeration Leaf;
ECX ← Intel Processor Trace Enumeration Leaf;
EDX ← Intel Processor Trace Enumeration Leaf;
BREAK;

EAX = 15H:
EAX ← Time Stamp Counter and Core Crystal Clock Information Leaf; (* See Table 1-2. *)
EBX ← Time Stamp Counter and Core Crystal Clock Information Leaf;
ECX ← Time Stamp Counter and Core Crystal Clock Information Leaf;
EDX ← Time Stamp Counter and Core Crystal Clock Information Leaf;
BREAK;

EAX = 16H:
EAX ← Processor Frequency Information Enumeration Leaf; (* See Table 1-2. *)
EBX ← Processor Frequency Information Enumeration Leaf;
ECX ← Processor Frequency Information Enumeration Leaf;
EDX ← Processor Frequency Information Enumeration Leaf;
BREAK;

EAX = 17H:
EAX ← System-On-Chip Vendor Attribute Enumeration Leaf; (* See Table 1-2. *)
EBX ← System-On-Chip Vendor Attribute Enumeration Leaf;
ECX ← System-On-Chip Vendor Attribute Enumeration Leaf;
EDX ← System-On-Chip Vendor Attribute Enumeration Leaf;
BREAK;

EAX = 18H:
EAX ← Deterministic Address Translation Parameters Enumeration Leaf; (* See Table 1-2. *)
EBX ← Deterministic Address Translation Parameters Enumeration Leaf;
ECX ← Deterministic Address Translation Parameters Enumeration Leaf;
EDX ← Deterministic Address Translation Parameters Enumeration Leaf;
BREAK;

EAX = 80000000H:
EAX ← Highest extended function input value understood by CPUID;
EBX ← Reserved;
ECX ← Reserved;
EDX ← Reserved;
BREAK;

EAX = 80000001H:
EAX ← Reserved;
EBX ← Reserved;
ECX ← Extended Feature Bits (* See Table 1-2.*);
EDX ← Extended Feature Bits (* See Table 1-2.*);
BREAK;

EAX = 80000002H:
EAX ← Processor Brand String;
EBX ← Processor Brand String, continued;
ECX ← Processor Brand String, continued;
EDX ← Processor Brand String, continued;
BREAK;

EAX = 80000003H:
EAX ← Processor Brand String, continued;
EBX ← Processor Brand String, continued;
ECX ← Processor Brand String, continued;
EDX ← Processor Brand String, continued;
BREAK;

EAX = 80000004H:
EAX ← Processor Brand String, continued;
EBX ← Processor Brand String, continued;
ECX ← Processor Brand String, continued;
EDX ← Processor Brand String, continued;

BREAK;

EAX = 80000005H:
  EAX ← Reserved = 0;
  EBX ← Reserved = 0;
  ECX ← Reserved = 0;
  EDX ← Reserved = 0;

BREAK;

EAX = 80000006H:
  EAX ← Reserved = 0;
  EBX ← Reserved = 0;
  ECX ← Cache information;
  EDX ← Reserved = 0;

BREAK;

EAX = 80000007H:
  EAX ← Reserved = 0;
  EBX ← Reserved = 0;
  ECX ← Reserved = 0;
  EDX ← Reserved = 0;

BREAK;

EAX = 80000008H:
  EAX ← Reserved = 0;
  EBX ← Reserved = 0;
  ECX ← Reserved = 0;
  EDX ← Reserved = 0;

BREAK;

DEFAULT: (* EAX = Value outside of recognized range for CPUID. *)
  (* If the highest basic information leaf data depend on ECX input value, ECX is honored.*)
  EAX ← Reserved; (* Information returned for highest basic information leaf. *)
  EBX ← Reserved; (* Information returned for highest basic information leaf. *)
  ECX ← Reserved; (* Information returned for highest basic information leaf. *)
  EDX ← Reserved; (* Information returned for highest basic information leaf. *)

BREAK;
ESAC;

Flags Affected
None.

Exceptions (All Operating Modes)
#UD If the LOCK prefix is used.

In earlier IA-32 processors that do not support the CPUID instruction, execution of the instruction results in an invalid opcode (#UD) exception being generated.§
1.4 COMPRESSED DISPLACEMENT (DISP8*N) SUPPORT IN EVEX

For memory addressing using disp8 form, EVEX-encoded instructions always use a compressed displacement scheme by multiplying disp8 in conjunction with a scaling factor N that is determined based on the vector length, the value of EVEX.b bit (embedded broadcast) and the input element size of the instruction. In general, the factor N corresponds to the number of bytes characterizing the internal memory operation of the input operand (e.g., 64 when accessing a full 512-bit memory vector). The scale factor N is listed in Table 1-11 and Table 1-12 below, where EVEX encoded instructions are classified using the tupletype attribute. The scale factor N of each tupletype is listed based on the vector length (VL) and other factors affecting it.

Table 1-11 covers EVEX-encoded instructions which has a load semantic in conjunction with additional computational or data element movement operation, operating either on the full vector or half vector (due to conversion of numerical precision from a wider format to narrower format). EVEX.b is supported for such instructions for data element sizes which are either dword or qword.

EVEX-encoded instruction that are pure load/store, and “Load+op” instruction semantic that operate on data element size less then dword do not support broadcasting using EVEX.b. These are listed in Table 1-12. Table 1-12 also includes many broadcast instructions which perform broadcast using a subset of data elements without using EVEX.b. These instructions and a few data element size conversion instruction are covered in Table 1-12. Instruction classified in Table 1-12 do not use EVEX.b and EVEX.b must be 0, otherwise #UD will occur.

The tupletype will be referenced in the instruction operand encoding table in the reference page of each instruction, providing the cross reference for the scaling factor N to encoding memory addressing operand.

Note that the disp8*N rules still apply when using 16b addressing.

Table 1-11. Compressed Displacement (DISP8*N) Affected by Embedded Broadcast

<table>
<thead>
<tr>
<th>Tupletype</th>
<th>EVEX.b</th>
<th>InputSize</th>
<th>EVEX.W</th>
<th>Broadcast</th>
<th>N (VL=128)</th>
<th>N (VL=256)</th>
<th>N (VL= 512)</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full</td>
<td>0</td>
<td>32bit</td>
<td>0</td>
<td>none</td>
<td>16</td>
<td>32</td>
<td>64</td>
<td>Load+Op (Full Vector Dword/Qword)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>32bit</td>
<td>0</td>
<td>(1tox)</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>64bit</td>
<td>1</td>
<td>none</td>
<td>16</td>
<td>32</td>
<td>64</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>64bit</td>
<td>1</td>
<td>(1tox)</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Half</td>
<td>0</td>
<td>32bit</td>
<td>0</td>
<td>none</td>
<td>8</td>
<td>16</td>
<td>32</td>
<td>Load+Op (Half Vector)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>32bit</td>
<td>0</td>
<td>(1tox)</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>

Table 1-12. EVEX DISP8*N for Instructions Not Affected by Embedded Broadcast

<table>
<thead>
<tr>
<th>Tupletype</th>
<th>InputSize</th>
<th>EVEX.W</th>
<th>N (VL = 128)</th>
<th>N (VL = 256)</th>
<th>N (VL = 512)</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full Mem</td>
<td>N/A</td>
<td>N/A</td>
<td>16</td>
<td>32</td>
<td>64</td>
<td>Load/store or subDword full vector</td>
</tr>
<tr>
<td>Tuple1 Scalar</td>
<td>8bit</td>
<td>N/A</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16bit</td>
<td>N/A</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>32bit</td>
<td>0</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>64bit</td>
<td>1</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Tuple1 Fixed</td>
<td>32bit</td>
<td>N/A</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>1 Tuple, memsize not affected by EVEX.W</td>
</tr>
<tr>
<td></td>
<td>64bit</td>
<td>N/A</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>Tuple1_4X</td>
<td>32bit</td>
<td>0</td>
<td>16(^1)</td>
<td>N/A</td>
<td>16</td>
<td>4FMA(PS)</td>
</tr>
<tr>
<td>Tuple2</td>
<td>32bit</td>
<td>0</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>Broadcast (2 elements)</td>
</tr>
<tr>
<td></td>
<td>64bit</td>
<td>1</td>
<td>NA</td>
<td>16</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Tuple4</td>
<td>32bit</td>
<td>0</td>
<td>NA</td>
<td>16</td>
<td>16</td>
<td>Broadcast (4 elements)</td>
</tr>
<tr>
<td></td>
<td>64bit</td>
<td>1</td>
<td>NA</td>
<td>NA</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>Tuple8</td>
<td>32bit</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
<td>32</td>
<td>Broadcast (8 elements)</td>
</tr>
</tbody>
</table>
### Table 1-12. EVEX DISP8*N for Instructions Not Affected by Embedded Broadcast (Continued)

<table>
<thead>
<tr>
<th>TupleType</th>
<th>InputSize</th>
<th>EVEX.w</th>
<th>N (VL= 128)</th>
<th>N (VL= 256)</th>
<th>N (VL= 512)</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Half Mem</td>
<td>N/A</td>
<td>N/A</td>
<td>8</td>
<td>16</td>
<td>32</td>
<td>SubQword Conversion</td>
</tr>
<tr>
<td>Quarter Mem</td>
<td>N/A</td>
<td>N/A</td>
<td>4</td>
<td>8</td>
<td>16</td>
<td>SubDword Conversion</td>
</tr>
<tr>
<td>Eighth Mem</td>
<td>N/A</td>
<td>N/A</td>
<td>2</td>
<td>4</td>
<td>8</td>
<td>SubWord Conversion</td>
</tr>
<tr>
<td>Mem128</td>
<td>N/A</td>
<td>N/A</td>
<td>16</td>
<td>16</td>
<td>16</td>
<td>Shift count from memory</td>
</tr>
<tr>
<td>MOVDDUP</td>
<td>N/A</td>
<td>N/A</td>
<td>8</td>
<td>32</td>
<td>64</td>
<td>VMOVDDUP</td>
</tr>
</tbody>
</table>

**NOTES:**

1. Scalar
Instructions described in this document follow the general documentation convention established in Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 2A.

2.1 INSTRUCTION SET REFERENCE
The AFFINEINVB instruction computes an affine transformation in the Galois Field \(2^8\). For this instruction, an affine transformation is defined by \(A \cdot \text{inv}(x) + b\) where "\(A\)" is an 8 by 8 bit matrix, and "\(x\)" and "\(b\)" are 8-bit vectors. The inverse of the bytes in \(x\) is defined with respect to the reduction polynomial \(x^8 + x^4 + x^3 + x + 1\).

One SIMD register (operand 1) holds "\(x\)" as either 16, 32 or 64 8-bit vectors. A second SIMD (operand 2) register or memory operand contains 2, 4, or 8 "\(A\)" values, which are operated upon by the correspondingly aligned 8 "\(x\)" values in the first register. The "\(b\)" vector is constant for all calculations and contained in the immediate byte.

The EVEX encoded form of this instruction does not support memory fault suppression. The SSE encoded forms of the instruction require 16B alignment on their memory operations.
The inverse of each byte is given by the following table. The upper nibble is on the vertical axis and the lower nibble is on the horizontal axis. For example, the inverse of 0x95 is 0x8A.

Table 2-1. Inverse Byte Listings

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>74</td>
<td>B4</td>
<td>4B</td>
<td>99</td>
<td>2B</td>
<td>60</td>
<td>5F</td>
<td>58</td>
<td>3F</td>
<td>FD</td>
<td>CC</td>
<td>FF</td>
<td>40</td>
<td>EE</td>
<td>B2</td>
</tr>
<tr>
<td>1</td>
<td>3A</td>
<td>6E</td>
<td>5A</td>
<td>F1</td>
<td>55</td>
<td>4D</td>
<td>A8</td>
<td>C9</td>
<td>C1</td>
<td>A</td>
<td>98</td>
<td>15</td>
<td>30</td>
<td>44</td>
<td>A2</td>
</tr>
<tr>
<td>2</td>
<td>2C</td>
<td>45</td>
<td>92</td>
<td>6C</td>
<td>F3</td>
<td>69</td>
<td>42</td>
<td>F2</td>
<td>35</td>
<td>20</td>
<td>6F</td>
<td>77</td>
<td>BB</td>
<td>59</td>
<td>19</td>
</tr>
<tr>
<td>3</td>
<td>1D</td>
<td>FE</td>
<td>37</td>
<td>67</td>
<td>2D</td>
<td>31</td>
<td>F5</td>
<td>69</td>
<td>A7</td>
<td>64</td>
<td>AB</td>
<td>13</td>
<td>54</td>
<td>25</td>
<td>E9</td>
</tr>
<tr>
<td>4</td>
<td>ED</td>
<td>5C</td>
<td>5</td>
<td>CA</td>
<td>4C</td>
<td>24</td>
<td>87</td>
<td>BF</td>
<td>18</td>
<td>3E</td>
<td>22</td>
<td>F0</td>
<td>51</td>
<td>EC</td>
<td>61</td>
</tr>
<tr>
<td>5</td>
<td>16</td>
<td>5E</td>
<td>AF</td>
<td>D3</td>
<td>49</td>
<td>A6</td>
<td>36</td>
<td>43</td>
<td>F4</td>
<td>47</td>
<td>91</td>
<td>DF</td>
<td>33</td>
<td>93</td>
<td>21</td>
</tr>
<tr>
<td>6</td>
<td>79</td>
<td>B7</td>
<td>97</td>
<td>85</td>
<td>10</td>
<td>B5</td>
<td>BA</td>
<td>3C</td>
<td>B6</td>
<td>70</td>
<td>D0</td>
<td>6</td>
<td>A1</td>
<td>FA</td>
<td>81</td>
</tr>
<tr>
<td>7</td>
<td>83</td>
<td>7E</td>
<td>7F</td>
<td>80</td>
<td>96</td>
<td>73</td>
<td>BE</td>
<td>56</td>
<td>9B</td>
<td>9E</td>
<td>95</td>
<td>D9</td>
<td>F7</td>
<td>2</td>
<td>B9</td>
</tr>
<tr>
<td>8</td>
<td>DE</td>
<td>6A</td>
<td>32</td>
<td>6D</td>
<td>D8</td>
<td>8A</td>
<td>84</td>
<td>72</td>
<td>2A</td>
<td>14</td>
<td>9F</td>
<td>8B</td>
<td>F9</td>
<td>DC</td>
<td>89</td>
</tr>
<tr>
<td>9</td>
<td>FB</td>
<td>7C</td>
<td>2E</td>
<td>C3</td>
<td>8F</td>
<td>BB</td>
<td>65</td>
<td>4B</td>
<td>26</td>
<td>C8</td>
<td>12</td>
<td>4A</td>
<td>CE</td>
<td>32</td>
<td>E7</td>
</tr>
<tr>
<td>A</td>
<td>C</td>
<td>E0</td>
<td>1F</td>
<td>EF</td>
<td>11</td>
<td>75</td>
<td>78</td>
<td>71</td>
<td>A5</td>
<td>8E</td>
<td>76</td>
<td>3D</td>
<td>BD</td>
<td>BC</td>
<td>86</td>
</tr>
<tr>
<td>B</td>
<td>2B</td>
<td>2F</td>
<td>A3</td>
<td>DA</td>
<td>D4</td>
<td>E4</td>
<td>F</td>
<td>A9</td>
<td>27</td>
<td>53</td>
<td>4</td>
<td>1B</td>
<td>FC</td>
<td>AC</td>
<td>E6</td>
</tr>
<tr>
<td>C</td>
<td>7A</td>
<td>7</td>
<td>AE</td>
<td>63</td>
<td>C5</td>
<td>DB</td>
<td>E2</td>
<td>EA</td>
<td>94</td>
<td>8B</td>
<td>C4</td>
<td>D5</td>
<td>9D</td>
<td>F8</td>
<td>90</td>
</tr>
<tr>
<td>D</td>
<td>B1</td>
<td>D</td>
<td>D6</td>
<td>EB</td>
<td>C6</td>
<td>E</td>
<td>CF</td>
<td>AD</td>
<td>8</td>
<td>4E</td>
<td>D7</td>
<td>E3</td>
<td>5D</td>
<td>50</td>
<td>1E</td>
</tr>
<tr>
<td>E</td>
<td>5B</td>
<td>23</td>
<td>3B</td>
<td>34</td>
<td>68</td>
<td>46</td>
<td>3</td>
<td>8C</td>
<td>DD</td>
<td>9C</td>
<td>7D</td>
<td>A0</td>
<td>CD</td>
<td>1A</td>
<td>41</td>
</tr>
</tbody>
</table>

Operation

```
define affine_inverse_byte(tsrc2qw, src1byte, imm):
    FOR i ← 0 to 7:
        * parity(x) = 1 if x has an odd number of 1s in it, and 0 otherwise.*
        * inverse(x) is defined in the table above *
        retbyte.bit[i] ← parity(tsrc2qw.byte[7-i] AND inverse(src1byte)) XOR imm8.bit[i]
    return retbyte
```

\[ \text{VGF2P8AFFINEINVQB dest, src1, src2, imm8 (EVEX encoded version)} \]

\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]

FOR j ← 0 TO KL-1:
    IF SRC2 is memory and EVEX.b==1:
        tsrc2 ← SRC2.qword[0]
    ELSE:
        tsrc2 ← SRC2.qword[j]
    FOR b ← 0 to 7:
        IF k1[[b+8]+b] OR *no writemask*:
            FOR i ← 0 to 7:
                DEST.qword[j].byte[b] ← affine_inverse_byte(tsrc2, SRC1.qword[j].byte[b], imm8)
            ELSE IF *zeroing*:
                DEST.qword[j].byte[b] ← 0
                *ELSE DEST.qword[j].byte[b] remains unchanged*
            DEST[MAX_VL-1:VL] ← 0

Ref. # 319433-030
**VGF2P8AFFINEINVQB dest, src1, src2, imm8 (128b and 256b VEX encoded versions)**

\[(KL, VL) = (2, 128), (4, 256)\]

FOR \(j \leftarrow 0\) TO \(KL-1\):
  FOR \(b \leftarrow 0\) to 7:
    \[\text{DEST}.\text{qword}[j].\text{byte}[b] \leftarrow \text{affine_inverse_byte}(\text{SRC2}.\text{qword}[j], \text{SRC1}.\text{qword}[j].\text{byte}[b], \text{imm8})\]
  
  \[\text{DEST}[^{\text{MAX\_VL-1}:\text{VL}}] \leftarrow 0\]

**GF2P8AFFINEINVQB srcdest, src1, imm8 (128b SSE encoded version)**

FOR \(j \leftarrow 0\) TO 1:
  FOR \(b \leftarrow 0\) to 7:
    \[\text{SRCDEST}.\text{qword}[j].\text{byte}[b] \leftarrow \text{affine_inverse_byte}(\text{SRC1}.\text{qword}[j], \text{SRCDEST}.\text{qword}[j].\text{byte}[b], \text{imm8})\]

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

- \text{GF2P8AFFINEINVQB} \_\_m128i \_\_mm\_gf2p8affineinv\_epi64\_epi8(\_\_m128i, \_\_m128i, int);
- \text{GF2P8AFFINEINVQB} \_\_m128i \_\_mm\_mask\_gf2p8affineinv\_epi64\_epi8(\_\_m128i, \_\_m128i, \_\_mm\_mask16, \_\_m128i, \_\_m128i, int);
- \text{GF2P8AFFINEINVQB} \_\_m256i \_\_mm256\_gf2p8affineinv\_epi64\_epi8(\_\_m256i, \_\_m256i, int);
- \text{GF2P8AFFINEINVQB} \_\_m256i \_\_mm256\_mask\_gf2p8affineinv\_epi64\_epi8(\_\_m256i, \_\_mm\_mask32, \_\_m256i, \_\_m256i, int);
- \text{GF2P8AFFINEINVQB} \_\_m512i \_\_mm512\_gf2p8affineinv\_epi64\_epi8(\_\_m512i, \_\_m512i, int);
- \text{GF2P8AFFINEINVQB} \_\_m512i \_\_mm512\_mask\_gf2p8affineinv\_epi64\_epi8(\_\_m512i, \_\_mm\_mask64, \_\_m512i, \_\_m512i, int);

\section*{SIMD Floating-Point Exceptions}

None.

\section*{Other Exceptions}

Legacy-encoded and VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
# GF2P8AFFINEQB — Galois Field Affine Transformation

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F3A CE /r /ib GF2P8AFFINEQB xmm1, xmm2/m128, imm8</td>
<td>A</td>
<td>V/V</td>
<td>GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td>
</tr>
<tr>
<td>[VEX.NDS.128.66.0F3A.W1 CE /r /ib] VGF2P8AFFINEQB xmm1, xmm2, xmm3/m128, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX, GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td>
</tr>
<tr>
<td>[VEX.NDS.256.66.0F3A.W1 CE /r /ib] VGF2P8AFFINEQB ymm1, ymm2, ymm3/m256, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX, GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td>
</tr>
<tr>
<td>[EVEX.NDS.128.66.0F3A.W1 CE /r /ib] VGF2P8AFFINEQB xmm1[k1]{z}, xmm2, xmm3/m128/m64bcst, imm8</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td>
</tr>
<tr>
<td>[EVEX.NDS.256.66.0F3A.W1 CE /r /ib] VGF2P8AFFINEQB ymm1[k1]{z}, ymm2, ymm3/m256/m64bcst, imm8</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td>
</tr>
<tr>
<td>[EVEX.NDS.512.66.0F3A.W1 CE /r /ib] VGF2P8AFFINEQB zmm1[k1]{z}, zmm2, zmm3/m512/m64bcst, imm8</td>
<td>C</td>
<td>V/V</td>
<td>AVX512F GFNI</td>
<td>Computes affine transformation in the finite field GF(2^8).</td>
</tr>
</tbody>
</table>

## Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>C</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

## Description

The AFFINEB instruction computes an affine transformation in the Galois Field \(2^8\). For this instruction, an affine transformation is defined by \(A \times x + b\) where "A" is an 8 by 8 bit matrix, and "x" and "b" are 8-bit vectors. One SIMD register (operand 1) holds "x" as either 16, 32 or 64 8-bit vectors. A second SIMD (operand 2) register or memory operand contains 2, 4, or 8 "A" values, which are operated upon by the correspondingly aligned 8 "x" values in the first register. The "b" vector is constant for all calculations and contained in the immediate byte.

The EVEX encoded form of this instruction does not support memory fault suppression. The SSE encoded forms of the instruction require 16B alignment on their memory operations.
define parity(x):
\[ t \leftarrow 0 \quad // \text{single bit} \]
FOR i \leftarrow 0 \text{ to } 7:
\[ t = t \oplus x.\text{bit}[i] \]
return t

define affine_byte(tsrc2qw, src1byte, imm):
FOR i \leftarrow 0 \text{ to } 7:
* parity(x) = 1 if x has an odd number of 1s in it, and 0 otherwise.*
\[ \text{retbyte.bit}[i] \leftarrow \text{parity(tsrc2qw.byte}[7-i] \text{ AND src1byte)} \oplus \text{imm8.bit}[i] \]
return retbyte

VGF2P8AFFINEQB dest, src1, src2, imm8 (EVEX encoded version)
\[(KL, VL) = (2, 128), (4, 256), (8, 512)\]
FOR j \leftarrow 0 \text{ TO } KL-1:
IF SRC2 is memory and EVEX.b==1:
\[ tsrc2 \leftarrow \text{SRC2.qword}[0] \]
ELSE:
\[ tsrc2 \leftarrow \text{SRC2.qword}[j] \]
FOR b \leftarrow 0 \text{ to } 7:
IF k1[[*b+b] OR *no writemask*:
\[ \text{DEST.qword}[j].byte}[b] \leftarrow \text{affine_byte(tsrc2, SRC1.qword}[j].byte[b], imm8) \]
ELSE IF *zeroing*:
\[ \text{DEST.qword}[j].byte}[b] \leftarrow 0 \]
ELSE DEST.qword[j].byte[b] remains unchanged*
\[ \text{DEST[MAX}_VL-1:VL} \leftarrow 0 \]

VGF2P8AFFINEQB dest, src1, src2, imm8 (128b and 256b VEX encoded versions)
\[(KL, VL) = (2, 128), (4, 256)\]
FOR j \leftarrow 0 \text{ TO } KL-1:
FOR b \leftarrow 0 \text{ to } 7:
\[ \text{DEST.qword}[j].byte}[b] \leftarrow \text{affine_byte(SRC2.qword}[j], SRC1.qword[j].byte[b], imm8) \]
\[ \text{DEST[MAX}_VL-1:VL} \leftarrow 0 \]

GF2P8AFFINEQB srcdest, src1, imm8 (128b SSE encoded version)
FOR j \leftarrow 0 \text{ TO } 1:
FOR b \leftarrow 0 \text{ to } 7:
\[ \text{SRCDEST.qword}[j].byte}[b] \leftarrow \text{affine_byte(SRC1.qword}[j], SRCDEST.qword[j].byte[b], imm8) \]

Intel C/C++ Compiler Intrinsic Equivalent
GF2P8AFFINEQB __m128i _mm_gf2p8affine_epi64_epi8(__m128i, __m128i, int);
GF2P8AFFINEQB __m128i _mm_mask_gf2p8affine_epi64_epi8(__m128i, __mmask16, __m128i, __m128i, int);
GF2P8AFFINEQB __m128i _mm_maskz_gf2p8affine_epi64_epi8(__mmask16, __m128i, __m128i, int);
GF2P8AFFINEQB __m256i _mm256_gf2p8affine_epi64_epi8(__m256i, __m256i, int);
GF2P8AFFINEQB __m256i _mm256_mask_gf2p8affine_epi64_epi8(__m256i, __mmask32, __m256i, __m256i, int);
GF2P8AFFINEQB __m256i _mm256_maskz_gf2p8affine_epi64_epi8(__mmask32, __m256i, __m256i, int);
GF2P8AFFINEQB __m512i _mm512_gf2p8affine_epi64_epi8(__m512i, __m512i, int);
GF2P8AFFINEQB __m512i _mm512_mask_gf2p8affine_epi64_epi8(__m512i, __mmask64, __m512i, __m512i, int);
GF2P8AFFINEQB __m512i _mm512_maskz_gf2p8affine_epi64_epi8(__mmask64, __m512i, __m512i, int);
SIMD Floating-Point Exceptions
None.

Other Exceptions
Legacy-encoded and VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
### GF2P8MULB — Galois Field Multiply Bytes

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F38 CF /r</td>
<td>A</td>
<td>V/V</td>
<td>GFNI</td>
<td>Multiplies elements in the finite field GF(2^8).</td>
</tr>
<tr>
<td>VEX.NDS.128.66.0F38.W0 CF /r VGF2P8MULB xmm1, xmm2, xmm3/m128</td>
<td>B</td>
<td>V/V</td>
<td>AVX GFNI</td>
<td>Multiplies elements in the finite field GF(2^8).</td>
</tr>
<tr>
<td>VEX.NDS.256.66.0F38.W0 CF /r VGF2P8MULB ymm1, ymm2, ymm3/m256</td>
<td>B</td>
<td>V/V</td>
<td>AVX GFNI</td>
<td>Multiplies elements in the finite field GF(2^8).</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.W0 CF /r VGF2P8MULB xmm1[k1]{z}, xmm2, xmm3/m128</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL GFNI</td>
<td>Multiplies elements in the finite field GF(2^8).</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.W0 CF /r VGF2P8MULB ymm1[k1]{z}, ymm2, ymm3/m256</td>
<td>C</td>
<td>V/V</td>
<td>AVX512VL GFNI</td>
<td>Multiplies elements in the finite field GF(2^8).</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.W0 CF /r VGF2P8MULB zmm1[k1]{z}, zmm2, zmm3/m512</td>
<td>C</td>
<td>V/V</td>
<td>AVX512F GFNI</td>
<td>Multiplies elements in the finite field GF(2^8).</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (r, w)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>C</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX:vvvv (r)</td>
<td>ModRMr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

The instruction multiplies elements in the finite field GF(2^8), operating on a byte (field element) in the first source operand and the corresponding byte in a second source operand. The field GF(2^8) is represented in polynomial representation with the reduction polynomial \(x^8 + x^4 + x^3 + x + 1\).

This instruction does not support broadcasting.

The EVEX encoded form of this instruction supports memory fault suppression. The SSE encoded forms of the instruction require 16B alignment on their memory operations.
Operation

declare gf2p8mul_byte(src1byte, src2byte):
    tword ← 0
    FOR i ← 0 to 7:
        IF src2byte.bit[i]:
            tword ← tword XOR (src1byte<< i)
        * carry out polynomial reduction by the characteristic polynomial p*
    FOR i ← 14 downto 8:
        p ← 0x11B << (i-8)  /* 0x11B = 0000_0001_0001_1011 in binary */
        IF tword.bit[i]:
            tword ← tword XOR p
    return tword.byte[0]

VGF2P8MULB dest, src1, src2 (EVEX encoded version)
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1:
    IF k1[j] OR *no writemask*:
        DEST.byte[j] ← gf2p8mul_byte(SRC1.byte[j], SRC2.byte[j])
    ELSE IF *zeroing*:
        DEST.byte[j] ← 0
    * ELSE DEST.byte[j] remains unchanged*
    DEST[MAX_VL-1:VL] ← 0

VGF2P8MULB dest, src1, src2 (128b and 256b VEX encoded versions)
(KL, VL) = (16, 128), (32, 256)
FOR j ← 0 TO KL-1:
    DEST.byte[j] ← gf2p8mul_byte(SRC1.byte[j], SRC2.byte[j])
    DEST[MAX_VL-1:VL] ← 0

GF2P8MULB srcdest, src1 (128b SSE encoded version)
FOR j ← 0 TO 15:
    SRCDEST.byte[j] ← gf2p8mul_byte(SRCDEST.byte[j], SRC1.byte[j])

Intel C/C++ Compiler Intrinsic Equivalent
VGF2P8MULB __m128i _mm_gf2p8mul_epi8(__m128i, __m128i);
VGF2P8MULB __m128i _mm_mask_gf2p8mul_epi8(__m128i, __mmask16, __m128i, __m128i);
VGF2P8MULB __m128i _mm_maskz_gf2p8mul_epi8(__mmask16, __m128i, __m128i);
VGF2P8MULB __m256i _mm256_gf2p8mul_epi8(__m256i, __m256i);
VGF2P8MULB __m256i _mm256_mask_gf2p8mul_epi8(__m256i, __mmask32, __m256i, __m256i);
VGF2P8MULB __m256i _mm256_maskz_gf2p8mul_epi8(__mmask32, __m256i, __m256i);
VGF2P8MULB __m512i _mm512_gf2p8mul_epi8(__m512i, __m512i);
VGF2P8MULB __m512i _mm512_mask_gf2p8mul_epi8(__m512i, __mmask64, __m512i, __m512i);
VGF2P8MULB __m512i _mm512_maskz_gf2p8mul_epi8(__mmask64, __m512i, __m512i);

SIMD Floating-Point Exceptions
None.

Other Exceptions
Legacy-encoded and VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
VAESDEC — Perform One Round of an AES Decryption Flow

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F38.WIG DE /r VAESDEC ymm1, ymm2, ymm3/m256</td>
<td>A</td>
<td>V/V</td>
<td>VAES</td>
<td>Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from ymm2 with a 128-bit round key from ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG DE /r VAESDEC xmm1, xmm2, xmm3/m128</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG DE /r VAESDEC ymm1, ymm2, ymm3/m256</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from ymm2 with a 128-bit round key from ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG DE /r VAESDEC zmm1, zmm2, zmm3/m512</td>
<td>B</td>
<td>V/V</td>
<td>AVX512F VAES</td>
<td>Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from zmm2 with a 128-bit round key from zmm3/m512; store the result in zmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

This instruction performs a single round of the AES decryption flow using the Equivalent Inverse Cipher, with the round key from the second source operand, operating on a 128-bit data (state) from the first source operand, and store the result in the destination operand.

Use the AESDEC instruction for all but the last decryption round. For the last decryption round, use the AESDEC-CLAST instruction.

VEX and EVEX encoded versions of the instruction allows 3-operand (non-destructive) operation. The legacy encoded versions of the instruction require that the first source operand and the destination operand are the same and must be an XMM register.

The EVEX encoded form of this instruction does not support memory fault suppression.

Operation

**AESDEC**

STATE ← SRC1
RoundKey ← SRC2
STATE ← InvShiftRows( STATE )
STATE ← InvSubBytes( STATE )
STATE ← InvMixColumns( STATE )
DEST[127:0] ← STATE XOR RoundKey
DEST[VLMAX-1:128] (Unmodified)
VAESDEC (128b and 256b VEX encoded versions)
(KL,V) = (1,128), (2,256)
FOR i = 0 to KL-1:
    STATE ← SRC1.xmm[i]
    RoundKey ← SRC2.xmm[i]
    STATE ← InvShiftRows( STATE )
    STATE ← InvSubBytes( STATE )
    STATE ← InvMixColumns( STATE )
    DEST.xmm[i] ← STATE XOR RoundKey
DEST[VLMAX-1:VL] ← 0

VAESDEC (EVEX encoded version)
(KL,VL) = (1,128), (2,256), (4,512)
FOR i = 0 to KL-1:
    STATE ← SRC1.xmm[i]
    RoundKey ← SRC2.xmm[i]
    STATE ← InvShiftRows( STATE )
    STATE ← InvSubBytes( STATE )
    STATE ← InvMixColumns( STATE )
    DEST.xmm[i] ← STATE XOR RoundKey
DEST[VLMAX-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VAESDEC __m256i _mm256_aesdec_epi128(__m256i, __m256i);
VAESDEC __m512i _mm512_aesdec_epi128(__m512i, __m512i);

SIMD Floating-Point Exceptions
None.

Other Exceptions
VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
VAESDECLAST — Perform Last Round of an AES Decryption Flow

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F38.WIG DF /r VAESDECLAST ymm1, ymm2, ymm3/m256</td>
<td>A</td>
<td>V/V</td>
<td>VAES</td>
<td>Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from ymm2 with a 128-bit round key from ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG DF /r VAESDECLAST xmm1, xmm2, xmm3/m128</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG DF /r VAESDECLAST ymm1, ymm2, ymm3/m256</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from ymm2 with a 128-bit round key from ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG DF /r VAESDECLAST zmm1, zmm2, zmm3/m512</td>
<td>B</td>
<td>V/V</td>
<td>AVX512F VAES</td>
<td>Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from zmm2 with a 128-bit round key from zmm3/m512; store the result in zmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

This instruction performs the last round of the AES decryption flow using the Equivalent Inverse Cipher, with the round key from the second source operand, operating on a 128-bit data (state) from the first source operand, and store the result in the destination operand.

VEX and EVEX encoded versions of the instruction allows 3-operand (non-destructive) operation. The legacy encoded versions of the instruction require that the first source operand and the destination operand are the same and must be an XMM register.

The EVEX encoded form of this instruction does not support memory fault suppression.

Operation

AESEDECLAST
STATE ← SRC1
RoundKey ← SRC2
STATE ← InvShiftRows(STATE )
STATE ← InvSubBytes(STATE )
DEST[127:0] ← STATE XOR RoundKey
DEST[VLMAX-1:128] (Unmodified)
VAESDECLAST (128b and 256b VEX encoded versions)
(KL,VL) = (1,128), (2,256)
FOR i = 0 to KL-1:
    STATE ← SRC1.xmm[i]
    RoundKey ← SRC2.xmm[i]
    STATE ← InvShiftRows( STATE )
    STATE ← InvSubBytes( STATE )
    DEST.xmm[i] ← STATE XOR RoundKey
    DEST[VLMAX-1:VL] ← 0

VAESDECLAST (EVEX encoded version)
(KL,VL) = (1,128), (2,256), (4,512)
FOR i = 0 to KL-1:
    STATE ← SRC1.xmm[i]
    RoundKey ← SRC2.xmm[i]
    STATE ← InvShiftRows( STATE )
    STATE ← InvSubBytes( STATE )
    DEST.xmm[i] ← STATE XOR RoundKey
    DEST[VLMAX-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VAESDECLAST __m256i _mm256_aesdeclast_epi128(__m256i, __m256i);
VAESDECLAST __m512i _mm512_aesdeclast_epi128(__m512i, __m512i);

SIMD Floating-Point Exceptions
None.

Other Exceptions
VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
VAESENC — Perform One Round of an AES Encryption Flow

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F38.WIG DC /r VAESENC ymm1, ymm2, ymm3/m256</td>
<td>A</td>
<td>V/V</td>
<td>VAES</td>
<td>Perform one round of an AES encryption flow, operating on a 128-bit data (state) from ymm2 with a 128-bit round key from the ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG DC /r VAESENC xmm1, xmm2, xmm3/m128</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform one round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from the xmm3/m128; store the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG DC /r VAESENC ymm1, ymm2, ymm3/m256</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform one round of an AES encryption flow, operating on a 128-bit data (state) from ymm2 with a 128-bit round key from the ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG DC /r VAESENC zmm1, zmm2, zmm3/m512</td>
<td>B</td>
<td>V/V</td>
<td>AVX512F VAES</td>
<td>Perform one round of an AES encryption flow, operating on a 128-bit data (state) from zmm2 with a 128-bit round key from the zmm3/m512; store the result in zmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

This instruction performs a single round of an AES encryption flow using a round key from the second source operand, operating on 128-bit data (state) from the first source operand, and store the result in the destination operand.

Use the AESENC instruction for all but the last encryption rounds. For the last encryption round, use the AESENC-CLAST instruction.

VEX and EVEX encoded versions of the instruction allows 3-operand (non-destructive) operation. The legacy encoded versions of the instruction require that the first source operand and the destination operand are the same and must be an XMM register.

The EVEX encoded form of this instruction does not support memory fault suppression.

Operation

AESENC

STATE ← SRC1
RoundKey ← SRC2
STATE ← ShiftRows( STATE )
STATE ← SubBytes( STATE )
STATE ← MixColumns( STATE )
DEST[127:0] ← STATE XOR RoundKey
DEST[VLMAX-1:128] (Unmodified)
VAESENÇ (128b and 256b VEX encoded versions)
(KL,VL) = (1,128), (2,256)
FOR I ← 0 to KL-1:
    STATE ← SRC1.xmm[i]
    RoundKey ← SRC2.xmm[i]
    STATE ← ShiftRows( STATE )
    STATE ← SubBytes( STATE )
    STATE ← MixColumns( STATE )
    DEST.xmm[i] ← STATE XOR RoundKey
DEST[VLMAX-1:VL] ← 0

VAESENÇ (EVEX encoded version)
(KL,VL) = (1,128), (2,256), (4,512)
FOR i ← 0 to KL-1:
    STATE ← SRC1.xmm[i] // xmm[i] is the i'th xmm word in the SIMD register
    RoundKey ← SRC2.xmm[i]
    STATE ← ShiftRows( STATE )
    STATE ← SubBytes( STATE )
    STATE ← MixColumns( STATE )
    DEST.xmm[i] ← STATE XOR RoundKey
DEST[VLMAX-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VAESENÇ __m256i _mm256_aesenc_epi128(__m256i, __m256i);
VAESENÇ __m512i _mm512_aesenc_epi128(__m512i, __m512i);

SIMD Floating-Point Exceptions
None.

Other Exceptions
VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
VAESENCLAST — Perform Last Round of an AES Encryption Flow

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F38.WIG DD /r VAESENCLAST ymm1, ymm2, ymm3/m256</td>
<td>A</td>
<td>V/V</td>
<td>VAES</td>
<td>Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from ymm2 with a 128 bit round key from ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F38.WIG DD /r VAESENCLAST xmm1, xmm2, xmm3/m128</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128 bit round key from xmm3/m128; store the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F38.WIG DD /r VAESENCLAST ymm1, ymm2, ymm3/m256</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL VAES</td>
<td>Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from ymm2 with a 128 bit round key from ymm3/m256; store the result in ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F38.WIG DD /r VAESENCLAST zmm1, zmm2, zmm3/m512</td>
<td>B</td>
<td>V/V</td>
<td>AVX512F VAES</td>
<td>Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from zmm2 with a 128 bit round key from zmm3/m512; store the result in zmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:rm (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:rm (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction performs the last round of an AES encryption flow using a round key from the second source operand, operating on 128-bit data (state) from the first source operand, and store the result in the destination operand.

VEX and EVEX encoded versions of the instruction allows 3-operand (non-destructive) operation. The legacy encoded versions of the instruction require that the first source operand and the destination operand are the same and must be an XMM register.

The EVEX encoded form of this instruction does not support memory fault suppression.

**Operation**

**AESENCLAST**

STATE ← SRC1  
RoundKey ← SRC2  
STATE ← ShiftRows( STATE )  
STATE ← SubBytes( STATE )  
DEST[127:0] ← STATE XOR RoundKey  
DEST[VLMAX-1:128] (Unmodified)
**VAESENCLAST (128b and 256b VEX encoded versions)**

(KL, VL) = (1,128), (2,256)

FOR I=0 to KL-1:

| STATE ← SRC1.xmm[i] |
| RoundKey ← SRC2.xmm[i] |
| STATE ← ShiftRows( STATE ) |
| STATE ← SubBytes( STATE ) |
| DEST.xmm[i] ← STATE XOR RoundKey |
| DEST[VLMAX-1:VL] ← 0 |

**VAESENCLAST (EVEX encoded version)**

(KL, VL) = (1,128), (2,256), (4,512)

FOR i = 0 to KL-1:

| STATE ← SRC1.xmm[i] |
| RoundKey ← SRC2.xmm[i] |
| STATE ← ShiftRows( STATE ) |
| STATE ← SubBytes( STATE ) |
| DEST.xmm[i] ← STATE XOR RoundKey |
| DEST[VLMAX-1:VL] ← 0 |

**Intel C/C++ Compiler Intrinsic Equivalent**

VAESENCLAST __m256i _mm256_aesenclast_epi128(__m256i, __m256i);
VAESENCLAST __m512i _mm512_aesenclast_epi128(__m512i, __m512i);

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
VPCLMULQDQ — Carry-Less Multiplication Quadword

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VEX.NDS.256.66.0F3A.WIG 44 /r /ib VPCLMULQDQ ymm1, ymm2, ymm3/m256, imm8</td>
<td>A V/V</td>
<td>VPCLMULQDQ</td>
<td>Carry-less multiplication of one quadword of ymm2 by one quadword of ymm3/m256, stores the 128-bit result in ymm1. The immediate is used to determine which quadwords of ymm2 and ymm3/m256 should be used.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.WIG 44 /r /ib VPCLMULQDQ xmm1, xmm2, xmm3/m128, imm8</td>
<td>B V/V</td>
<td>AVX512VL VPCLMULQDQ</td>
<td>Carry-less multiplication of one quadword of xmm2 by one quadword of xmm3/m128, stores the 128-bit result in xmm1. The immediate is used to determine which quadwords of xmm2 and xmm3/m128 should be used.</td>
<td></td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.WIG 44 /r /ib VPCLMULQDQ ymm1, ymm2, ymm3/m256, imm8</td>
<td>B V/V</td>
<td>AVX512VL VPCLMULQDQ</td>
<td>Carry-less multiplication of one quadword of zmm2 by one quadword of zmm3/m512, stores the 128-bit result in zmm1. The immediate is used to determine which quadwords of zmm2 and zmm3/m512 should be used.</td>
<td></td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Performs a carry-less multiplication of two quadwords, selected from the first source and second source operand according to the value of the immediate byte. Bits 4 and 0 are used to select which 64-bit half of each operand to use according to the table below, other bits of the immediate byte are ignored.

The EVEX encoded form of this instruction does not support memory fault suppression.

Table 2-2. PCLMULQDQ Quadword Selection of Immediate Byte

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>CL_MUL( SRC2[63:0], SRC1[63:0] )</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>CL_MUL( SRC2[63:0], SRC1[127:64] )</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>CL_MUL( SRC2[127:64], SRC1[63:0] )</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>CL_MUL( SRC2[127:64], SRC1[127:64] )</td>
</tr>
</tbody>
</table>

NOTES:

SRC2 denotes the second source operand, which can be a register or memory; SRC1 denotes the first source and destination operand.

The first source operand and the destination operand are the same and must be a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location. Bits (VL_MAX-1:128) of the corresponding YMM destination register remain unchanged.
Compilers and assemblers may implement the following pseudo-op syntax to simply programming and emit the required encoding for imm8.

Table 2-3. Pseudo-Op and PCLMULQDQ Implementation

<table>
<thead>
<tr>
<th>Pseudo-Op</th>
<th>Imm8 Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCLMULLQLDQ xmm1, xmm2</td>
<td>0000_0000B</td>
</tr>
<tr>
<td>PCLMULHQLDQ xmm1, xmm2</td>
<td>0000_0001B</td>
</tr>
<tr>
<td>PCLMULLHQDQ xmm1, xmm2</td>
<td>0001_0000B</td>
</tr>
<tr>
<td>PCLMULHQHDQ xmm1, xmm2</td>
<td>0001_0001B</td>
</tr>
</tbody>
</table>

Operation

define PCLMUL128(X,Y):  // helper function
    FOR i ← 0 to 63:
        TMP[i] ← X[0] and Y[i]
        FOR j ← 1 to i:
            TMP[i] ← TMP[i] xor (X[j] and Y[i-j])
        DEST[i] ← TMP[i]
    FOR i ← 64 to 126:
        TMP[i] ← 0
        FOR j ← i-63 to 63:
            TMP[i] ← TMP[i] xor (X[j] and Y[i-j])
        DEST[i] ← TMP[i]
    DEST[127] ← 0;
    RETURN DEST  // 128b vector

PCLMULQDQ (SSE version)

IF Imm8[0] = 0:
    TEMP1 ← SRC1.qword[0]
ELSE:
    TEMP1 ← SRC1.qword[1]
IF Imm8[4] = 0:
    TEMP2 ← SRC2.qword[0]
ELSE:
    TEMP2 ← SRC2.qword[1]
DEST[127:0] ← PCLMUL128(TEMP1, TEMP2)
DEST[VLMAX-1:128] (Unmodified)

VPCLMULQDQ (128b and 256b VEX encoded versions)

(KL,VL) = (1,128), (2,256)
FOR i= 0 to KL-1:
    IF Imm8[0] = 0:
        TEMP1 ← SRC1.xmm[i].qword[0]
    ELSE:
        TEMP1 ← SRC1.xmm[i].qword[1]
    IF Imm8[4] = 0:
        TEMP2 ← SRC2.xmm[i].qword[0]
    ELSE:
        TEMP2 ← SRC2.xmm[i].qword[1]
    DEST.xmm[i] ← PCLMUL128(TEMP1, TEMP2)
    DEST[VLMAX-1:VL] ← 0
VPCLMULQDQ (EVEX encoded version)
(KL,VL) = (1,128), (2,256), (4,512)
FOR i = 0 to KL-1:
  IF Imm8[0] = 0:
    TEMP1 ← SRC1.xmm[i].qword[0]
  ELSE:
    TEMP1 ← SRC1.xmm[i].qword[1]
  IF Imm8[4] = 0:
    TEMP2 ← SRC2.xmm[i].qword[0]
  ELSE:
    TEMP2 ← SRC2.xmm[i].qword[1]
  DEST.xmm[i] ← PCLMUL128(TEMP1, TEMP2)
DEST[VLMAX-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent
VPCLMULQDQ __m256i _mm256_clmulepi64_epi128(__m256i, __m256i, const int);
VPCLMULQDQ __m512i _mm512_clmulepi64_epi128(__m512i, __m512i, const int);

SIMD Floating-Point Exceptions
None.

Other Exceptions
VEX-encoded: Exceptions Type 4.
EVEX-encoded: See Exceptions Type E4NF.
VPCOMPRESS — Store Sparse Packed Byte/Word Integer Values into Dense Memory/Register

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 63 / r VPCOMPRESSB m128{k1}, xmm1</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 128 bits of packed byte values from xmm1 to m128 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 63 / r VPCOMPRESSB xmm1{k1}[z], xmm2</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 128 bits of packed byte values from xmm2 to xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 63 / r VPCOMPRESSB m256{k1}, ymm1</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 256 bits of packed byte values from ymm1 to m256 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 63 / r VPCOMPRESSB ymm1{k1}[z], ymm2</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 256 bits of packed byte values from ymm2 to ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 63 / r VPCOMPRESSB m512{k1}, zmm1</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Compress up to 512 bits of packed byte values from zmm1 to m512 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 63 / r VPCOMPRESSB zmm1{k1}{z}, zmm2</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Compress up to 512 bits of packed byte values from zmm2 to zmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 63 / r VPCOMPRESSW m128{k1}, xmm1</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 128 bits of packed word values from xmm1 to m128 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 63 / r VPCOMPRESSW xmm1{k1}[z], xmm2</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 128 bits of packed word values from xmm2 to xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 63 / r VPCOMPRESSW m256{k1}, ymm1</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 256 bits of packed word values from ymm1 to m256 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 63 / r VPCOMPRESSW ymm1{k1}[z], ymm2</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Compress up to 256 bits of packed word values from ymm2 to ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 63 / r VPCOMPRESSW m512{k1}, zmm1</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Compress up to 512 bits of packed word values from zmm1 to m512 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 63 / r VPCOMPRESSW zmm1{k1}{z}, zmm2</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Compress up to 512 bits of packed word values from zmm2 to zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Tuple1 Scalar</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>NA</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Compress (stores) up to 64 byte values or 32 word values from the source operand (second operand) to the destination operand (first operand), based on the active elements determined by the writemask operand. Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Moves up to 512 bits of packed byte values from the source operand (second operand) to the destination operand (first operand). This instruction is used to store partial contents of a vector register into a byte vector or single memory location using the active elements in operand writemask.

Memory destination version: Only the contiguous vector is written to the destination memory location. EVEX.z must be zero.

Register destination version: If the vector length of the contiguous vector is less than that of the input vector in the source operand, the upper bits of the destination register are unmodified if EVEX.z is not set, otherwise the upper bits are zeroed.

This instruction supports memory fault suppression.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.
**Operation**

**VPCOMPRESSB store form**

(KL, VL) = (16, 128), (32, 256), (64, 512)

k ← 0

FOR j ← 0 TO KL-1:
  IF k1[j] OR *no writemask*:
    DEST.byte[k] ← SRC.byte[j]
    k ← k + 1

**VPCOMPRESSB reg-reg form**

(KL, VL) = (16, 128), (32, 256), (64, 512)

k ← 0

FOR j ← 0 TO KL-1:
  IF k1[j] OR *no writemask*:
    DEST.byte[k] ← SRC.byte[j]
    k ← k + 1
  IF *merging-masking*:
    *DEST[VL-1:k*8] remains unchanged*
    ELSE DEST[VL-1:k*8] ← 0
  DEST[MAX_VL-1:VL] ← 0

**VPCOMPRESSW store form**

(KL, VL) = (8, 128), (16, 256), (32, 512)

k ← 0

FOR j ← 0 TO KL-1:
  IF k1[j] OR *no writemask*:
    DEST.word[k] ← SRC.word[j]
    k ← k + 1

**VPCOMPRESSW reg-reg form**

(KL, VL) = (8, 128), (16, 256), (32, 512)

k ← 0

FOR j ← 0 TO KL-1:
  IF k1[j] OR *no writemask*:
    DEST.word[k] ← SRC.word[j]
    k ← k + 1
  IF *merging-masking*:
    *DEST[VL-1:k*16] remains unchanged*
    ELSE DEST[VL-1:k*16] ← 0
  DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPCOMPRESSB __m128i __mm_mask_compress_epi8(__m128i, __mmask16, __m128i);
VPCOMPRESSB __m128i __mm_maskz_compress_epi8(__mmask16, __m128i);
VPCOMPRESSB __m256i __mm256_mask_compress_epi8(__m256i, __mmask32, __m256i);
VPCOMPRESSB __m256i __mm256_maskz_compress_epi8(__mmask32, __m256i);
VPCOMPRESSB __m512i __mm512_mask_compress_epi8(__m512i, __mmask64, __m512i);
VPCOMPRESSB __m512i __mm512_maskz_compress_epi8(__mmask64, __m512i);
VPCOMPRESSB void __mm_mask_compressstoreu_epi8(void*, __mmask16, __m128i);
VPCOMPRESSB void __mm256_mask_compressstoreu_epi8(void*, __mmask32, __m256i);
VPCOMPRESSB void __mm512_mask_compressstoreu_epi8(void*, __mmask64, __m512i);
VPCOMPRESSW __m128i __mm_mask_compress_epi16(__m128i, __mmask8, __m128i);
VPCOMPRESSW __m128i __mm_maskz_compress_epi16(__mmask8, __m128i);
VPCOMPRESSW __m256i __mm256_mask_compress_epi16(__m256i, __mmask16, __m256i);
VPCOMPRESSW __m256i __mm256_maskz_compress_epi16(__mmask16, __m256i);
VPCOMPRESSW __m512i __mm512_mask_compress_epi16(__m512i, __mmask32, __m512i);
VPCOMPRESSW __m512i __mm512_maskz_compress_epi16(__mmask32, __m512i);
VPCOMPRESSW void __mm_mask_compressstoreu_epi16(void*, __mmask8, __m128i);
VPCOMPRESSW void __mm256_mask_compressstoreu_epi16(void*, __mmask16, __m256i);
VPCOMPRESSW void __mm512_mask_compressstoreu_epi16(void*, __mmask32, __m512i);

SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type E4.
### VPDPBUSD — Multiply and Add Unsigned and Signed Bytes

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 50 /r</td>
<td>A/V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply unsigned and signed bytes, add horizontal pair of signed words, pack signed dwords to xmm1 under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 50 /r</td>
<td>A/V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply unsigned and signed bytes, add horizontal pair of signed words, pack signed dwords to ymm1 under writemask k1.</td>
<td></td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 50 /r</td>
<td>A/V/V</td>
<td>AVX512_VNNI</td>
<td>Multiply unsigned and signed bytes, add horizontal pair of signed words, pack signed dwords to zmm1 under writemask k1.</td>
<td></td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Multiplies the individual unsigned bytes of the first source operand by the corresponding signed bytes of the second source operand, producing intermediate signed word results. The word results are then summed and accumulated in the destination dword element size operand.

This instruction supports memory fault suppression.

**Operation**

**VPDPBUSD dest, src1, src2**

(KL,VL)=(4,128), (8,256), (16,512)

ORIGDEST ← DEST

FOR i ← 0 TO KL-1:

IF k1[i] or *no writemask*:

// Byte elements of SRC1 are zero-extended to 16b and
// byte elements of SRC2 are sign extended to 16b before multiplication.

IF SRC2 is memory and EVEX.b == 1:

t ← SRC2.dword[0]
ELSE:

t ← SRC2.dword[i]

p1word ← ZERO_EXTEND(SRC1.byte[4*i]) * SIGN_EXTEND(t.byte[0])
p2word ← ZERO_EXTEND(SRC1.byte[4*i+1]) * SIGN_EXTEND(t.byte[1])
p3word ← ZERO_EXTEND(SRC1.byte[4*i+2]) * SIGN_EXTEND(t.byte[2])
p4word ← ZERO_EXTEND(SRC1.byte[4*i+3]) * SIGN_EXTEND(t.byte[3])

DEST.dword[i] ← ORIGDEST.dword[i] + p1word + p2word + p3word + p4word
ELSE IF *zeroing*:

DEST.dword[i] ← 0
ELSE:  // Merge masking, dest element unchanged

DEST.dword[i] ← ORIGDEST.dword[i]

DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent
VPDPBUSD __m128i __mm_dpbusd_epi32(__m128i, __m128i, __m128i);
VPDPBUSD __m128i __mm_mask_dpbusd_epi32(__m128i, __mmask8, __m128i, __m128i);
VPDPBUSD __m128i __mm_maskz_dpbusd_epi32(__mmask8, __m128i, __m128i, __m128i);
VPDPBUSD __m256i __mm256_dpbusd_epi32(__m256i, __m256i, __m256i);
VPDPBUSD __m256i __mm256_mask_dpbusd_epi32(__m256i, __mmask8, __m256i, __m256i);
VPDPBUSD __m256i __mm256_maskz_dpbusd_epi32(__mmask8, __m256i, __m256i, __m256i);
VPDPBUSD __m512i __mm512_dpbusd_epi32(__m512i, __m512i, __m512i);
VPDPBUSD __m512i __mm512_mask_dpbusd_epi32(__m512i, __mmask16, __m512i, __m512i);
VPDPBUSD __m512i __mm512_maskz_dpbusd_epi32(__mmask16, __m512i, __m512i, __m512i);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type E4.
VPDPBUSDS — Multiply and Add Unsigned and Signed Bytes with Saturation

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.w0 51 / r VPDPBUSDS xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI, AVX512VL</td>
<td>Multiply unsigned and signed bytes, add horizontal pair of signed words, pack signed dwords, or saturated signed dwords, to xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.w0 51 / r VPDPBUSDS ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI, AVX512VL</td>
<td>Multiply unsigned and signed bytes, add horizontal pair of signed words, pack signed dwords, or saturated signed dwords, to ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.w0 51 / r VPDPBUSDS zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI</td>
<td>Multiply unsigned and signed bytes, add horizontal pair of signed words, pack signed dwords, or saturated signed dwords, to zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction Operand Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op/En</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>A</td>
</tr>
</tbody>
</table>

Description
Multiples the individual unsigned bytes of the first source operand by the corresponding signed bytes of the second source operand, producing intermediate signed word results. The word results are then summed and accumulated in the destination dword element size operand. If the intermediate sum overflows a 32b signed number the result is saturated to either 0x7FFF_FFFF for positive numbers of 0x8000_0000 for negative numbers.

This instruction supports memory fault suppression.

Operation

**VPDPBUSDS dest, src1, src2**

(KL,VL)=(4,128), (8,256), (16,512)

ORIGDEST ← DEST

FOR i ← 0 TO KL-1:

IF k1[i] or *no writemask*:

IF SRC1 is memory and EVEX.b == 1:

t ← SRC2.dword[0]

ELSE:

t ← SRC2.dword[i]

p1word ← ZERO_EXTEND(SRC1.byte[4*i]) * SIGN_EXTEND(t.byte[0])

p2word ← ZERO_EXTEND(SRC1.byte[4*i+1]) * SIGN_EXTEND(t.byte[1])

p3word ← ZERO_EXTEND(SRC1.byte[4*i+2]) * SIGN_EXTEND(t.byte[2])

p4word ← ZERO_EXTEND(SRC1.byte[4*i+3]) *SIGN_EXTEND(t.byte[3])

DEST.dword[i] ← SIGNED_DWORD_SATURATE(ORIGDEST.dword[i] + p1word + p2word + p3word + p4word)

ELSE IF *zeroing*:

DEST.dword[i] ← 0

ELSE: // Merge masking, dest element unchanged

DEST.dword[i] ← ORIGDEST.dword[i]

DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPDPBUSDS __m128i _mm_dpbusds_epi32(__m128i, __m128i, __m128i);
VPDPBUSDS __m128i _mm_mask_dpbusds_epi32(__m128i, __mmask8, __m128i, __m128i);
VPDPBUSDS __m128i _mm_maskz_dpbusds_epi32(__mmask8, __m128i, __m128i, __m128i);
VPDPBUSDS __m256i _mm256_dpbusds_epi32(__m256i, __m256i, __m256i);
VPDPBUSDS __m256i _mm256_mask_dpbusds_epi32(__m256i, __mmask8, __m256i, __m256i);
VPDPBUSDS __m256i _mm256_maskz_dpbusds_epi32(__mmask8, __m256i, __m256i, __m256i);
VPDPBUSDS __m512i _mm512_dpbusds_epi32(__m512i, __m512i, __m512i);
VPDPBUSDS __m512i _mm512_mask_dpbusds_epi32(__mmask16, __m512i, __m512i);
VPDPBUSDS __m512i _mm512_maskz_dpbusds_epi32(__mmask16, __m512i, __m512i);

SIMD Floating-Point Exceptions

None.

Other Exceptions

See Exceptions Type E4.
VPDPWSSD — Multiply and Add Signed Word Integers

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DS.128.66.0F38.W0 52 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply signed word integers in xmm2 by the signed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.DS.256.66.0F38.W0 52 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply the signed word integers in ymm2 by the signed word integers in ymm3/m256, add adjacent doubleword results, and store in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.DS.512.66.0F38.W0 52 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI</td>
<td>Multiply the signed word integers in zmm2 by the signed word integers in zmm3/m512, add adjacent doubleword results, and store in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Multiplies the individual signed words of the first source operand by the corresponding signed words of the second source operand, producing intermediate signed, doubleword results. The adjacent doubleword results are then summed and accumulated in the destination operand.

This instruction supports memory fault suppression.

Operation

VPDPwSSD dest, src1, src2
(KL,VL)=(4,128), (8,256), (16,512)
ORIGDEST ← DEST
FOR i ← 0 TO KL-1:
    IF k1[i] or *no writemask*:
        IF SRC2 is memory and EVEX.b == 1:
            t ← SRC2.dword[0]
        ELSE:
            t ← SRC2.dword[i]
        p1dword ← SRC1.word[2*i] * t.word[0]
        p2dword ← SRC1.word[2*i+1] * t.word[1]
        DEST.dword[i] ← ORIGDEST.dword[i] + p1dword + p2dword
    ELSE IF *zeroing*:
        DEST.dword[i] ← 0
    ELSE:  // Merge masking, dest element unchanged
        DEST.dword[i] ← ORIGDEST.dword[i]
    DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPDPWSSD __m128i _mm_dpwssd_epi32(__m128i, __m128i, __m128i);
VPDPWSSD __m128i _mm_mask_dpwssd_epi32(__m128i, __mmask8, __m128i, __m128i);
VPDPWSSD __m128i _mm_maskz_dpwssd_epi32(__mmask8, __m128i, __m128i, __m128i);
VPDPWSSD __m256i _mm256_dpwssd_epi32(__m256i, __m256i, __m256i);
VPDPWSSD __m256i _mm256_mask_dpwssd_epi32(__m256i, __mmask8, __m256i, __m256i);
VPDPWSSD __m256i _mm256_maskz_dpwssd_epi32(__mmask8, __m256i, __m256i, __m256i);
VPDPWSSD __m512i _mm512_dpwssd_epi32(__m512i, __m512i, __m512i);
VPDPWSSD __m512i _mm512_mask_dpwssd_epi32(__m512i, __mmask16, __m512i, __m512i);
VPDPWSSD __m512i _mm512_maskz_dpwssd_epi32(__mmask16, __m512i, __m512i, __m512i);

SIMD Floating-Point Exceptions

None.

Other Exceptions

See Exceptions Type E4.
INSTRUCTION SET REFERENCE, A-Z

VPDPWSSDS — Multiply and Add Word Integers with Saturation

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 53 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply word integers in xmm2 by the word integers in xmm3/m128, add adjacent doubleword results with signed saturation, and store in xmm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 53 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply the word integers in ymm2 by the word integers in ymm3/m256, add adjacent doubleword results with signed saturation, and store in ymm1 under writemask k1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 53 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VNNI</td>
<td>Multiply the word integers in zmm2 by the word integers in zmm3/m512, add adjacent doubleword results with signed saturation, and store in zmm1 under writemask k1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

Description

Multiplies the individual signed words of the first source operand by the corresponding signed words of the second source operand, producing intermediate signed, doubleword results. The adjacent doubleword results are then summed and accumulated in the destination operand. If the intermediate sum overflows a 32b signed number, the result is saturated to either 0x7FFF_FFFF for positive numbers of 0x8000_0000 for negative numbers.

This instruction supports memory fault suppression.

Operation

VPDPWSSDS dest, src1, src2

(KL,VL)=(4,128), (8,256), (16,512)

ORIGDEST ← DEST

FOR i ← 0 TO KL-1:

IF k1[i] or "no writemask":

IF SRC2 is memory and EVEX.b == 1:

    t ← SRC2.dword[0]

ELSE:

    t ← SRC2.dword[i]

p1dword ← SRC1.word[2*i] * t.word[0]

p2dword ← SRC1.word[2*i+1] * t.word[1]

DEST.dword[i] ← SIGNED(DWORD_SATURATE(ORIGDEST.dword[i] + p1dword + p2dword))

ELSE IF "zeroing":

    DEST.dword[i] ← 0

ELSE: // Merge masking, dest element unchanged

    DEST.dword[i] ← ORIGDEST.dword[i]

DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPDPWSSDS __m128i _mm_dpwwsd_epi32(__m128i, __m128i, __m128i);
VPDPWSSDS __m128i _mm_mask_dpwwsd_epi32(__m128i, __mmask8, __m128i, __m128i);
VPDPWSSDS __m128i _mm_maskz_dpwwsd_epi32(__mmask8, __m128i, __m128i, __m128i);
VPDPWSSDS __m256i _mm256_dpwwsd_epi32(__m256i, __m256i, __m256i);
VPDPWSSDS __m256i _mm256_mask_dpwwsd_epi32(__m256i, __mmask8, __m256i, __m256i);
VPDPWSSDS __m256i _mm256_maskz_dpwwsd_epi32(__mmask8, __m256i, __m256i, __m256i);
VPDPWSSDS __m512i _mm512_dpwwsd_epi32(__m512i, __m512i, __m512i);
VPDPWSSDS __m512i _mm512_mask_dpwwsd_epi32(__m512i, __mmask16, __m512i, __m512i);
VPDPWSSDS __m512i _mm512_maskz_dpwwsd_epi32(__mmask16, __m512i, __m512i, __m512i);

SIMD Floating-Point Exceptions

None.

Other Exceptions

See Exceptions Type E4.
VPEXPAND — Expand Byte/Word Values

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 62 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 128 bits of packed byte values from m128 to xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDB xmm1{k1}{z}, m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 62 /r</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 128 bits of packed byte values from xmm2 to xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDB xmm1{k1}{z}, xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 62 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 256 bits of packed byte values from m256 to ymm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDB ymm1{k1}{z}, m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 62 /r</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 256 bits of packed byte values from ymm2 to ymm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDB ymm1{k1}{z}, ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 62 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Expands up to 512 bits of packed byte values from m512 to zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDB zmm1{k1}{z}, m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 62 /r</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Expands up to 512 bits of packed byte values from zmm2 to zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDB zmm1{k1}{z}, zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 62 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 128 bits of packed word values from m128 to xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDW xmm1{k1}{z}, m128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 62 /r</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 128 bits of packed word values from xmm2 to xmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDW xmm1{k1}{z}, xmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 62 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 256 bits of packed word values from m256 to ymm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDW ymm1{k1}{z}, m256</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 62 /r</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Expands up to 256 bits of packed word values from ymm2 to ymm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDW ymm1{k1}{z}, ymm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 62 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Expands up to 512 bits of packed word values from m512 to zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDW zmm1{k1}{z}, m512</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 62 /r</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Expands up to 512 bits of packed word values from zmm2 to zmm1 with writemask k1.</td>
</tr>
<tr>
<td>VPEXPANDW zmm1{k1}{z}, zmm2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Tuple1 Scalar</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>NA</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Expands (loads) up to 64 byte integer values or 32 word integer values from the source operand (memory operand) to the destination operand (register operand), based on the active elements determined by the writemask operand.

Note: EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.
Moves 128, 256 or 512 bits of packed byte integer values from the source operand (memory operand) to the destination operand (register operand). This instruction is used to load from an int8 vector register or memory location while inserting the data into sparse elements of destination vector register using the active elements pointed out by the operand writemask.

This instruction supports memory fault suppression.

Note that the compressed displacement assumes a pre-scaling (N) corresponding to the size of one single element instead of the size of the full vector.

**Operation**

**VPEXPANDB**

(KL, VL) = (16, 128), (32, 256), (64, 512)

\[ k \leftarrow 0 \]

FOR \( j \leftarrow 0 \) TO \( KL-1 \):

\[ \text{IF } k1[j] \text{ OR *no writemask*:} \]

\[ \text{DEST.byte}[j] \leftarrow \text{SRC.byte}[k]; \]

\[ k \leftarrow k + 1 \]

ELSE:

\[ \text{IF *merging-masking*:} \]

\[ \text{DEST.byte}[j] \text{ remains unchanged*} \]

ELSE:

\[ \text{zeroing-masking} \]

\[ \text{DEST.byte}[j] \leftarrow 0 \]

\[ \text{DEST[MAX_VL-1:VL]} \leftarrow 0 \]

**VPEXPANDW**

(KL, VL) = (8,128), (16,256), (32, 512)

\[ k \leftarrow 0 \]

FOR \( j \leftarrow 0 \) TO \( KL-1 \):

\[ \text{IF } k1[j] \text{ OR *no writemask*:} \]

\[ \text{DEST.word}[j] \leftarrow \text{SRC.word}[k]; \]

\[ k \leftarrow k + 1 \]

ELSE:

\[ \text{IF *merging-masking*:} \]

\[ \text{DEST.word}[j] \text{ remains unchanged*} \]

ELSE:

\[ \text{zeroing-masking} \]

\[ \text{DEST.word}[j] \leftarrow 0 \]

\[ \text{DEST[MAX_VL-1:VL]} \leftarrow 0 \]
Intel C/C++ Compiler Intrinsic Equivalent

VPEXPAND m128i mm_mask_expand_epi8(m128i, mmask16, m128i);
VPEXPAND m128i mm_maskz_expand_epi8(mmask16, m128i);
VPEXPAND m128i mm_maskexpandloadu_epi8(m128i, mmask16, const void*);
VPEXPAND m128i mm_maskzexpandloadu_epi8(mmask16, const void*);

VPEXPAND m256i mm256_mask_expand_epi8(m256i, mmask32, m256i);
VPEXPAND m256i mm256_maskz_expand_epi8(mmask32, m256i);
VPEXPAND m256i mm256_maskexpandloadu_epi8(m256i, mmask32, const void*);
VPEXPAND m256i mm256_maskzexpandloadu_epi8(mmask32, const void*);

VPEXPAND m512i mm512_mask_expand_epi8(m512i, mmask64, m512i);
VPEXPAND m512i mm512_maskz_expand_epi8(mmask64, m512i);
VPEXPAND m512i mm512_maskexpandloadu_epi8(m512i, mmask64, const void*);
VPEXPAND m512i mm512_maskzexpandloadu_epi8(mmask64, const void*);

VPEXPANDW m128i mm_mask_expand_epi16(m128i, mmask8, m128i);
VPEXPANDW m128i mm_maskz_expand_epi16(mmask8, m128i);
VPEXPANDW m128i mm_maskexpandloadu_epi16(m128i, mmask8, const void*);
VPEXPANDW m128i mm_maskzexpandloadu_epi16(mmask8, const void*);

VPEXPANDW m256i mm256_mask_expand_epi16(m256i, mmask16, m256i);
VPEXPANDW m256i mm256_maskz_expand_epi16(mmask16, m256i);
VPEXPANDW m256i mm256_maskexpandloadu_epi16(m256i, mmask16, const void*);
VPEXPANDW m256i mm256_maskzexpandloadu_epi16(mmask16, const void*);

VPEXPANDW m512i mm512_mask_expand_epi16(m512i, mmask32, m512i);
VPEXPANDW m512i mm512_maskz_expand_epi16(mmask32, m512i);
VPEXPANDW m512i mm512_maskexpandloadu_epi16(m512i, mmask32, const void*);
VPEXPANDW m512i mm512_maskzexpandloadu_epi16(mmask32, const void*);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type E4.
### VPOPCNT — Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.128.66.0F38.W0 54 /r VPOPCNTB xmm1[k1][z], xmm2/m128</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG AVX512VL</td>
<td>Counts the number of bits set to one in xmm2/m128 and puts the result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 54 /r VPOPCNTB ymm1[k1][z], ymm2/m256</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG AVX512VL</td>
<td>Counts the number of bits set to one in ymm2/m256 and puts the result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 54 /r VPOPCNTB zmm1[k1][z], zmm2/m512</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG</td>
<td>Counts the number of bits set to one in zmm2/m512 and puts the result in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 54 /r VPOPCNTB xmm1[k1][z], xmm2/m128</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG AVX512VL</td>
<td>Counts the number of bits set to one in xmm2/m128 and puts the result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 54 /r VPOPCNTB ymm1[k1][z], ymm2/m256</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG AVX512VL</td>
<td>Counts the number of bits set to one in ymm2/m256 and puts the result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 54 /r VPOPCNTW zmm1[k1][z], zmm2/m512</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG</td>
<td>Counts the number of bits set to one in zmm2/m512 and puts the result in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W0 55 /r VPOPCNTD xmm1[k1][z], xmm2/m128/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VPOPCNTDQ AVX512VL</td>
<td>Counts the number of bits set to one in xmm2/m128/m32bcst and puts the result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W0 55 /r VPOPCNTD ymm1[k1][z], ymm2/m256/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VPOPCNTDQ AVX512VL</td>
<td>Counts the number of bits set to one in ymm2/m256/m32bcst and puts the result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W0 55 /r VPOPCNTD zmm1[k1][z], zmm2/m512/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VPOPCNTDQ</td>
<td>Counts the number of bits set to one in zmm2/m512/m32bcst and puts the result in zmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.128.66.0F38.W1 55 /r VPOPCNTQ xmm1[k1][z], xmm2/m128/m64bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VPOPCNTDQ AVX512VL</td>
<td>Counts the number of bits set to one in xmm2/m128/m64bcst and puts the result in xmm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.256.66.0F38.W1 55 /r VPOPCNTQ ymm1[k1][z], ymm2/m256/m64bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VPOPCNTDQ AVX512VL</td>
<td>Counts the number of bits set to one in ymm2/m256/m64bcst and puts the result in ymm1 with writemask k1.</td>
</tr>
<tr>
<td>EVEX.512.66.0F38.W1 55 /r VPOPCNTQ zmm1[k1][z], zmm2/m512/m64bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VPOPCNTDQ</td>
<td>Counts the number of bits set to one in zmm2/m512/m64bcst and puts the result in zmm1 with writemask k1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full Mem</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

### Description

This instruction counts the number of bits set to one in each byte, word, dword or qword element of its source (e.g., zmm2 or memory) and places the results in the destination register (zmm1). This instruction supports memory fault suppression.
Operation

VPOPCNTB
(KL, VL) = (16, 128), (32, 256), (64, 512)
FOR j ← 0 TO KL-1:
   IF MaskBit(j) OR *no writemask*:
      DEST.byte[j] ← POPCNT(SRC.byte[j])
   ELSE IF *merging-masking*:
      *DEST.byte[j] remains unchanged*
   ELSE:
      DEST.byte[j] ← 0
DEST[MAX_VL-1:VL] ← 0

VPOPCNTW
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1:
   IF MaskBit(j) OR *no writemask*:
      DEST.word[j] ← POPCNT(SRC.word[j])
   ELSE IF *merging-masking*:
      *DEST.word[j] remains unchanged*
   ELSE:
      DEST.word[j] ← 0
DEST[MAX_VL-1:VL] ← 0

VPOPCNTD
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1:
   IF MaskBit(j) OR *no writemask*:
      IF SRC is broadcast memop:
         t ← SRC.dword[0]
      ELSE:
         t ← SRC.dword[j]
      DEST.dword[j] ← POPCNT(t)
   ELSE IF *merging-masking*:
      *DEST.dword[j] remains unchanged*
   ELSE:
      DEST.dword[j] ← 0
DEST[MAX_VL-1:VL] ← 0

VPOPCNTQ
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1:
   IF MaskBit(j) OR *no writemask*:
      IF SRC is broadcast memop:
         t ← SRC.qword[0]
      ELSE:
         t ← SRC.qword[j]
      DEST.qword[j] ← POPCNT(t)
   ELSE IF *merging-masking*:
      *DEST.qword[j] remains unchanged*
   ELSE:
      DEST.qword[j] ← 0
DEST[MAX_VL-1:VL] ← 0
**Intel C/C++ Compiler Intrinsic Equivalent**

VPOPCNTW __m128i  _mm_popcnt_epi16(__m128i);
VPOPCNTW __m128i  _mm_mask_popcnt_epi16(__m128i, __mmask8, __m128i);
VPOPCNTW __m128i  _mm_maskz_popcnt_epi16(__mmask8, __m128i);
VPOPCNTW __m256i  _mm256_popcnt_epi16(__m256i);
VPOPCNTW __m256i  _mm256_mask_popcnt_epi16(__m256i, __mmask16, __m256i);
VPOPCNTW __m256i  _mm256_maskz_popcnt_epi16(__mmask16, __m256i);
VPOPCNTW __m512i  _mm512_popcnt_epi16(__m512i);
VPOPCNTW __m512i  _mm512_mask_popcnt_epi16(__m512i, __mmask32, __m512i);
VPOPCNTW __m512i  _mm512_maskz_popcnt_epi16(__mmask32, __m512i);
VPOPCNTW __m128i  _mm_popcnt_epi64(__m128i);
VPOPCNTW __m128i  _mm_mask_popcnt_epi64(__m128i, __mmask8, __m128i);
VPOPCNTW __m128i  _mm_maskz_popcnt_epi64(__mmask8, __m128i);
VPOPCNTW __m256i  _mm256_popcnt_epi64(__m256i);
VPOPCNTW __m256i  _mm256_mask_popcnt_epi64(__m256i, __mmask16, __m256i);
VPOPCNTW __m256i  _mm256_maskz_popcnt_epi64(__mmask16, __m256i);
VPOPCNTW __m512i  _mm512_popcnt_epi64(__m512i);
VPOPCNTW __m512i  _mm512_mask_popcnt_epi64(__m512i, __mmask32, __m512i);
VPOPCNTW __m512i  _mm512_maskz_popcnt_epi64(__mmask32, __m512i);
VPOPCNTB __m128i  _mm_popcnt_epi8(__m128i);
VPOPCNTB __m128i  _mm_mask_popcnt_epi8(__m128i, __mmask16, __m128i);
VPOPCNTB __m128i  _mm_maskz_popcnt_epi8(__mmask16, __m128i);
VPOPCNTB __m256i  _mm256_popcnt_epi8(__m256i);
VPOPCNTB __m256i  _mm256_mask_popcnt_epi8(__m256i, __mmask32, __m256i);
VPOPCNTB __m256i  _mm256_maskz_popcnt_epi8(__mmask32, __m256i);
VPOPCNTB __m512i  _mm512_popcnt_epi8(__m512i);
VPOPCNTB __m512i  _mm512_mask_popcnt_epi8(__m512i, __mmask64, __m512i);
VPOPCNTB __m512i  _mm512_maskz_popcnt_epi8(__mmask64, __m512i);

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

See Type E4.
### VPSHLD — Concatenate and Shift Packed Data Left Logical

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 70 /r /ib VPSHLDW xmm1[k1]{z}, xmm2, xmm3/m128, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 70 /r /ib VPSHLDW ymm1[k1]{z}, ymm2, ymm3/m256, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 70 /r /ib VPSHLDW zmm1[k1]{z}, zmm2, zmm3/m512, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into zmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 71 /r /ib VPSHLDD xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 71 /r /ib VPSHLDD ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 71 /r /ib VPSHLDD zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into zmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 71 /r /ib VPSHLDQ xmm1[k1]{z}, xmm2, xmm3/m128/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 71 /r /ib VPSHLDQ ymm1[k1]{z}, ymm2, ymm3/m256/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 71 /r /ib VPSHLDQ zmm1[k1]{z}, zmm2, zmm3/m512/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate destination and source operands, extract result shifted to the left by constant value in imm8 into zmm1.</td>
</tr>
</tbody>
</table>

### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full Mem</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvi</td>
<td>ModRMtr/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvi</td>
<td>ModRMtr/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Concatenate packed data, extract result shifted to the left by constant value. This instruction supports memory fault suppression.
Operation

VPShLdW DEST, SRC2, SRC3, imm8
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1:
   IF MaskBit(j) OR *no writemask*:
      tmp ← concat(SRC2.word[j], SRC3.word[j]) << (imm8 & 15)
      DEST.word[j] ← tmp.word[1]
   ELSE IF *zeroing*:
      DEST.word[j] ← 0
   *ELSE DEST.word[j] remains unchanged*
DEST[MAX_VL-1:VL] ← 0

VPShLdd DEST, SRC2, SRC3, imm8
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1:
   IF SRC3 is broadcast memop:
      tsrc3 ← SRC3.dword[0]
   ELSE:
      tsrc3 ← SRC3.dword[j]
   IF MaskBit(j) OR *no writemask*:
      tmp ← concat(SRC2.dword[j], tsrc3) << (imm8 & 31)
      DEST.dword[j] ← tmp.dword[1]
   ELSE IF *zeroing*:
      DEST.dword[j] ← 0
   *ELSE DEST.dword[j] remains unchanged*
DEST[MAX_VL-1:VL] ← 0

VPShLdq DEST, SRC2, SRC3, imm8
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1:
   IF SRC3 is broadcast memop:
      tsrc3 ← SRC3.qword[0]
   ELSE:
      tsrc3 ← SRC3.qword[j]
   IF MaskBit(j) OR *no writemask*:
      tmp ← concat(SRC2.qword[j], tsrc3) << (imm8 & 63)
      DEST.qword[j] ← tmp.qword[1]
   ELSE IF *zeroing*:
      DEST.qword[j] ← 0
   *ELSE DEST.qword[j] remains unchanged*
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPSHLD __m128i __mm_shldi_epi32(__m128i, __m128i, int);
VPSHLD __m128i __mm_mask_shldi_epi32(__m128i, __mmask8, __m128i, __m128i, int);
VPSHLD __m128i __mm_maskz_shldi_epi32(__mmask8, __m128i, __m128i, int);
VPSHLD __m256i __mm256_shldi_epi32(__m256i, __m256i, int);
VPSHLD __m256i __mm256_mask_shldi_epi32(__m256i, __mmask8, __m256i, __m256i, int);
VPSHLD __m256i __mm256_maskz_shldi_epi32(__mmask8, __m256i, __m256i, int);
VPSHLD __m512i __mm512_shldi_epi32(__m512i, __m512i, int);
VPSHLD __m512i __mm512_mask_shldi_epi32(__m512i, __mmask16, __m512i, __m512i, int);
VPSHLD __m512i __mm512_maskz_shldi_epi32(__mmask16, __m512i, __m512i, int);
VPSHLDD __m128i __mm_shldi_epi64(__m128i, __m128i, int);
VPSHLDD __m128i __mm_mask_shldi_epi64(__m128i, __mmask8, __m128i, __m128i, int);
VPSHLDD __m128i __mm_maskz_shldi_epi64(__mmask8, __m128i, __m128i, int);
VPSHLDD __m256i __mm256_shldi_epi64(__m256i, __m256i, int);
VPSHLDD __m256i __mm256_mask_shldi_epi64(__m256i, __mmask8, __m256i, __m256i, int);
VPSHLDD __m256i __mm256_maskz_shldi_epi64(__mmask8, __m256i, __m256i, int);
VPSHLDD __m512i __mm512_shldi_epi64(__m512i, __m512i, int);
VPSHLDD __m512i __mm512_mask_shldi_epi64(__m512i, __mmask32, __m512i, __m512i, int);
VPSHLDD __m512i __mm512_maskz_shldi_epi64(__mmask32, __m512i, __m512i, int);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Type E4.
**VPSHLDV — Concatenate and Variable Shift Packed Data Left Logical**

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 70 /r VPSHLDV xmm1[k1]{z}, xmm2, xmm3/m128</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate xmm1 and xmm2, extract result shifted to the left by value in xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 70 /r VPSHLDV ymm1[k1]{z}, ymm2, ymm3/m256</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate ymm1 and ymm2, extract result shifted to the left by value in xmm3/m256 into ymm1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 70 /r VPSHLDV zmm1[k1]{z}, zmm2, zmm3/m512</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate zmm1 and zmm2, extract result shifted to the left by value in zmm3/m512 into zmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 71 /r VPSHLDVQ xmm1[k1]{z}, xmm2, xmm3/m128/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate xmm1 and xmm2, extract result shifted to the left by value in xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 71 /r VPSHLDVQ ymm1[k1]{z}, ymm2, ymm3/m256/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate ymm1 and ymm2, extract result shifted to the left by value in xmm3/m256 into ymm1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 71 /r VPSHLDVQ zmm1[k1]{z}, zmm2, zmm3/m512/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate zmm1 and zmm2, extract result shifted to the left by value in zmm3/m512 into zmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 71 /r VPSHLDVQ xmm1[k1]{z}, xmm2, xmm3/m128/m64bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate xmm1 and xmm2, extract result shifted to the left by value in xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 71 /r VPSHLDVQ ymm1[k1]{z}, ymm2, ymm3/m256/m64bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate ymm1 and ymm2, extract result shifted to the left by value in xmm3/m256 into ymm1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 71 /r VPSHLDVQ zmm1[k1]{z}, zmm2, zmm3/m512/m64bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate zmm1 and zmm2, extract result shifted to the left by value in zmm3/m512 into zmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full Mem</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Concatenate packed data, extract result shifted to the left by variable value.

This instruction supports memory fault suppression.
**Operation**

FUNCTION concat(a,b):

IF words:
  d.word[1] ← a
  d.word[0] ← b
  return d
ELSE IF dwords:
  q.dword[1] ← a
  q.dword[0] ← b
  return q
ELSE IF qwords:
  o.qword[1] ← a
  o.qword[0] ← b
  return o

**VPSHLDVW DEST, SRC2, SRC3**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1:
  IF MaskBit(j) OR *no writemask*:
    tmp ← concat(DEST.word[j], SRC2.word[j]) << (SRC3.word[j] & 15)
    DEST.word[j] ← tmp.word[1]
  ELSE IF *zeroing*:
    DEST.word[j] ← 0
  ELSE DEST.word[j] remains unchanged*

DEST[MAX_VL-1:VL] ← 0

**VPSHLDVVD DEST, SRC2, SRC3**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1:
  IF SRC3 is broadcast memop:
    tsrc3 ← SRC3.dword[0]
  ELSE:
    tsrc3 ← SRC3.dword[j]
  IF MaskBit(j) OR *no writemask*:
    tmp ← concat(DEST.dword[j], SRC2.dword[j]) << (tsrc3 & 31)
    DEST.dword[j] ← tmp.dword[1]
  ELSE IF *zeroing*:
    DEST.dword[j] ← 0
  ELSE DEST.dword[j] remains unchanged*

DEST[MAX_VL-1:VL] ← 0
VPSHLDVQ DEST, SRC2, SRC3

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1:
    IF SRC3 is broadcast memop:
        tsrc3 ← SRC3.qword[0]
    ELSE:
        tsrc3 ← SRC3.qword[j]

    IF MaskBit(j) OR *no writemask*:
        tmp ← concat(Dest.qword[j], SRC2.qword[j]) << (tsrc3 & 63)
        DEST.qword[j] ← tmp.qword[1]
    ELSE IF *zeroing*:
        DEST.qword[j] ← 0
    *ELSE DEST.qword[j] remains unchanged*

DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VPSHLDVW __m128i _mm_shldv_epi16(__m128i, __m128i, __m128i);
VPSHLDVW __m128i _mm_mask_shldv_epi16(__m128i, __mmask8, __m128i, __m128i);
VPSHLDVW __m128i _mm_maskz_shldv_epi16(__mmask8, __m128i, __m128i, __m128i);
VPSHLDVW __m256i _mm256_shldv_epi16(__m256i, __m256i, __m256i);
VPSHLDVW __m256i _mm256_mask_shldv_epi16(__m256i, __mmask16, __m256i, __m256i);
VPSHLDVW __m256i _mm256_maskz_shldv_epi16(__mmask16, __m256i, __m256i, __m256i);
VPSHLDVQ __m512i  _mm512_shldv_epi64(__m512i, __m512i, __m512i);
VPSHLDVQ __m512i  _mm512_mask_shldv_epi64(__m512i, __mmask8, __m512i, __m512i);
VPSHLDVQ __m512i  _mm512_maskz_shldv_epi64(__mmask8, __m512i, __m512i, __m512i);
VPSHLDVD __m128i  _mm_shldv_epi32(__m128i, __m128i, __m128i);
VPSHLDVD __m128i  _mm_mask_shldv_epi32(__m128i, __mmask8, __m128i, __m128i);
VPSHLDVD __m128i  _mm_maskz_shldv_epi32(__mmask8, __m128i, __m128i, __m128i);
VPSHLDVD __m256i  _mm256_shldv_epi32(__m256i, __m256i, __m256i);
VPSHLDVD __m256i  _mm256_mask_shldv_epi32(__m256i, __mmask16, __m256i, __m256i);
VPSHLDVD __m256i  _mm256_maskz_shldv_epi32(__mmask16, __m256i, __m256i, __m256i);
VPSHLDVD __m512i  _mm512_shldv_epi64(__m512i, __m512i, __m512i);
VPSHLDVD __m512i  _mm512_mask_shldv_epi64(__m512i, __mmask32, __m512i, __m512i);
VPSHLDVD __m512i  _mm512_maskz_shldv_epi64(__mmask32, __m512i, __m512i, __m512i);

SIMD Floating-Point Exceptions

None.

Other Exceptions

See Type E4.
### VPSHRD — Concatenate and Shift Packed Data Right Logical

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128.66.0F3A.W1 72 /r /ib VPSHRD W xmm1{k1}{z}, xmm2, xmm3/m128, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W1 72 /r /ib VPSHRD W ymm1{k1}{z}, ymm2, ymm3/m256, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W1 72 /r /ib VPSHRD W zmm1{k1}{z}, zmm2, zmm3/m512, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into zmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.128.66.0F3A.W0 72 /r /ib VPSHRDQ xmm1{k1}{z}, xmm2, xmm3/m128/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into xmm1.</td>
</tr>
<tr>
<td>EVEX.NDS.256.66.0F3A.W0 72 /r /ib VPSHRDQ ymm1{k1}{z}, ymm2, ymm3/m256/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into ymm1.</td>
</tr>
<tr>
<td>EVEX.NDS.512.66.0F3A.W0 72 /r /ib VPSHRDQ zmm1{k1}{z}, zmm2, zmm3/m512/m64bcst, imm8</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate destination and source operands, extract result shifted to the right by constant value in imm8 into zmm1.</td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full Mem</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRMr/m (r)</td>
</tr>
<tr>
<td>B</td>
<td>Full</td>
<td>ModRMreg (w)</td>
<td>EVEX.vvvv</td>
<td>ModRMr/m (r)</td>
</tr>
</tbody>
</table>

#### Description

Concatenate packed data, extract result shifted to the right by constant value. This instruction supports memory fault suppression.
**Operation**

**VPSHRDW DEST, SRC2, SRC3, imm8**

(KL, VL) = (8, 128), (16, 256), (32, 512)

FOR j ← 0 TO KL-1:

  IF MaskBit(j) OR *no writemask*:
    DEST.word[j] ← concat(SRC3.word[j], SRC2.word[j]) >> (imm8 & 15)
  ELSE IF *zeroing*:
    DEST.word[j] ← 0
  *ELSE DEST.word[j] remains unchanged*

DEST[MAX_VL-1:VL] ← 0

**VPSHRDD DEST, SRC2, SRC3, imm8**

(KL, VL) = (4, 128), (8, 256), (16, 512)

FOR j ← 0 TO KL-1:

  IF SRC3 is broadcast memop:
    tsrc3 ← SRC3.dword[0]
  ELSE:
    tsrc3 ← SRC3.dword[j]

  IF MaskBit(j) OR *no writemask*:
    DEST.dword[j] ← concat(tsrc3, SRC2.dword[j]) >> (imm8 & 31)
  ELSE IF *zeroing*:
    DEST.dword[j] ← 0
  *ELSE DEST.dword[j] remains unchanged*

DEST[MAX_VL-1:VL] ← 0

**VPSHRDQ DEST, SRC2, SRC3, imm8**

(KL, VL) = (2, 128), (4, 256), (8, 512)

FOR j ← 0 TO KL-1:

  IF SRC3 is broadcast memop:
    tsrc3 ← SRC3.qword[0]
  ELSE:
    tsrc3 ← SRC3.qword[j]

  IF MaskBit(j) OR *no writemask*:
    DEST.qword[j] ← concat(tsrc3, SRC2.qword[j]) >> (imm8 & 63)
  ELSE IF *zeroing*:
    DEST.qword[j] ← 0
  *ELSE DEST.qword[j] remains unchanged*

DEST[MAX_VL-1:VL] ← 0
**Intel C/C++ Compiler Intrinsic Equivalent**

VPSHRDQ __m128i _mm_shrdi_epi64(__m128i, __m128i, int);
VPSHRDQ __m128i _mm_mask_shrdi_epi64(__m128i, __m128i, __mmask8, __m128i, __m128i, int);
VPSHRDQ __m128i _mm_maskz_shrdi_epi64(__mmask8, __m128i, __m128i, __m128i, int);
VPSHRDQ __m256i _mm256_shrdi_epi64(__m256i, __m256i, int);
VPSHRDQ __m256i _mm256_mask_shrdi_epi64(__m256i, __m256i, __mmask8, __m256i, __m256i, int);
VPSHRDQ __m256i _mm256_maskz_shrdi_epi64(__mmask8, __m256i, __m256i, __m256i, int);
VPSHRDQ __m512i _mm512_shrdi_epi64(__m512i, __m512i, int);
VPSHRDQ __m512i _mm512_mask_shrdi_epi64(__m512i, __m512i, __mmask8, __m512i, __m512i, int);
VPSHRDQ __m512i _mm512_maskz_shrdi_epi64(__mmask8, __m512i, __m512i, __m512i, int);
VPSHRDQ __m128i _mm_shrdi_epi32(__m128i, __m128i, int);
VPSHRDQ __m128i _mm_mask_shrdi_epi32(__m128i, __mmask8, __m128i, __m128i, int);
VPSHRDQ __m128i _mm_maskz_shrdi_epi32(__mmask8, __m128i, __m128i, int);
VPSHRDQ __m256i _mm256_shrdi_epi32(__m256i, __m256i, int);
VPSHRDQ __m256i _mm256_mask_shrdi_epi32(__m256i, __m256i, __mmask8, __m256i, __m256i, int);
VPSHRDQ __m256i _mm256_maskz_shrdi_epi32(__mmask8, __m256i, __m256i, __m256i, int);
VPSHRDQ __m512i _mm512_shrdi_epi32(__m512i, __m512i, int);
VPSHRDQ __m512i _mm512_mask_shrdi_epi32(__m512i, __m512i, __mmask16, __m512i, __m512i, int);
VPSHRDQ __m512i _mm512_maskz_shrdi_epi32(__mmask16, __m512i, __m512i, __m512i, int);
VPSHRDQ __m128i _mm_shrdi_epi16(__m128i, __m128i, int);
VPSHRDQ __m128i _mm_mask_shrdi_epi16(__m128i, __mmask8, __m128i, __m128i, int);
VPSHRDQ __m128i _mm_maskz_shrdi_epi16(__mmask8, __m128i, __m128i, __m128i, int);
VPSHRDQ __m256i _mm256_shrdi_epi16(__m256i, __m256i, int);
VPSHRDQ __m256i _mm256_mask_shrdi_epi16(__m256i, __mmask16, __m256i, __m256i, int);
VPSHRDQ __m256i _mm256_maskz_shrdi_epi16(__mmask16, __m256i, __m256i, __m256i, int);
VPSHRDQ __m512i _mm512_shrdi_epi16(__m512i, __m512i, int);
VPSHRDQ __m512i _mm512_mask_shrdi_epi16(__m512i, __mmask32, __m512i, __m512i, int);
VPSHRDQ __m512i _mm512_maskz_shrdi_epi16(__mmask32, __m512i, __m512i, __m512i, int);

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

See Type E4.
VPSHRDV — Concatenate and Variable Shift Packed Data Right Logical

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.128.66.0F38.W1 72 /r VPSHRDVW xmm1{k1}{z}, xmm2, xmm3/m128</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate xmm1 and xmm2, extract result shifted to the right by value in xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W1 72 /r VPSHRDVW ymm1{k1}{z}, ymm2, ymm3/m256</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate ymm1 and ymm2, extract result shifted to the right by value in ymm3/m256 into ymm1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W1 72 /r VPSHRDVW zmm1{k1}{z}, zmm2, zmm3/m512</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate zmm1 and zmm2, extract result shifted to the right by value in zmm3/m512 into zmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.128.66.0F38.W0 73 /r VPSHRDVQ xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate xmm1 and xmm2, extract result shifted to the right by value in xmm3/m128 into xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.256.66.0F38.W0 73 /r VPSHRDVQ ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2 AVX512VL</td>
<td>Concatenate ymm1 and ymm2, extract result shifted to the right by value in ymm3/m256 into ymm1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.66.0F38.W0 73 /r VPSHRDVQ zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VBMI2</td>
<td>Concatenate zmm1 and zmm2, extract result shifted to the right by value in zmm3/m512 into zmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Full Mem</td>
<td>ModRMreg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
<tr>
<td>B</td>
<td>Full</td>
<td>ModRMreg (r, w)</td>
<td>EVEX.vvvv</td>
<td>ModRMreg (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

Concatenate packed data, extract result shifted to the right by variable value.
This instruction supports memory fault suppression.
Operation

VPShrdvw Dest, Src2, Src3
(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j ← 0 TO KL-1:
  IF MaskBit(j) OR *no writemask*:
    DEST.word[j] ← concat(SRC2.word[j], DEST.word[j]) >> (SRC3.word[j] & 15)
  ELSE IF *zeroing*:
    DEST.word[j] ← 0
  *ELSE DEST.word[j] remains unchanged*
DEST[MAX_VL-1:VL] ← 0

VPShrdvd Dest, Src2, Src3
(KL, VL) = (4, 128), (8, 256), (16, 512)
FOR j ← 0 TO KL-1:
  IF SRC3 is broadcast memop:
    tsrc3 ← SRC3.dword[0]
  ELSE:
    tsrc3 ← SRC3.dword[j]
  IF MaskBit(j) OR *no writemask*:
    DEST.dword[j] ← concat(SRC2.dword[j], DEST.dword[j]) >> (tsrc3 & 31)
  ELSE IF *zeroing*:
    DEST.dword[j] ← 0
  *ELSE DEST.dword[j] remains unchanged*
DEST[MAX_VL-1:VL] ← 0

VPShrdvq Dest, Src2, Src3
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j ← 0 TO KL-1:
  IF SRC3 is broadcast memop:
    tsrc3 ← SRC3.qword[0]
  ELSE:
    tsrc3 ← SRC3.qword[j]
  IF MaskBit(j) OR *no writemask*:
    DEST.qword[j] ← concat(SRC2.qword[j], DEST.qword[j]) >> (tsrc3 & 63)
  ELSE IF *zeroing*:
    DEST.qword[j] ← 0
  *ELSE DEST.qword[j] remains unchanged*
DEST[MAX_VL-1:VL] ← 0
Intel C/C++ Compiler Intrinsic Equivalent

VPSHRDVQ __m128i _mm_shrdv_epi64(__m128i, __m128i, __m128i);
VPSHRDVQ __m128i _mm_mask_shrdv_epi64(__m128i, __mmask8, __m128i, __m128i);
VPSHRDVQ __m128i _mm_maskz_shrdv_epi64(__mmask8, __m128i, __m128i, __m128i);
VPSHRDVQ __m256i _mm256_shrdv_epi64(__m256i, __m256i, __m256i);
VPSHRDVQ__m256i _mm256_mask_shrdv_epi64(__m256i, __mmask8, __m256i, __m256i);
VPSHRDVQ__m256i _mm256_maskz_shrdv_epi64(__mmask8, __m256i, __m256i, __m256i);
VPSHRDVQ __m512i _mm512_shrdv_epi64(__m512i, __m512i, __m512i);
VPSHRDVQ__m512i _mm512_mask_shrdv_epi64(__m512i, __mmask8, __m512i, __m512i);
VPSHRDVQ__m512i _mm512_maskz_shrdv_epi64(__mmask8, __m512i, __m512i, __m512i);
VPSHRDVQ __m128i _mm_shrdv_epi32(__m128i, __m128i, __m128i);
VPSHRDVQ__m128i _mm_mask_shrdv_epi32(__m128i, __mmask8, __m128i, __m128i);
VPSHRDVQ__m128i _mm_maskz_shrdv_epi32(__mmask8, __m128i, __m128i, __m128i);
VPSHRDVQ __m256i _mm256_shrdv_epi32(__m256i, __m256i, __m256i);
VPSHRDVQ__m256i _mm256_mask_shrdv_epi32(__m256i, __mmask16, __m256i, __m256i);
VPSHRDVQ__m256i _mm256_maskz_shrdv_epi32(__mmask16, __m256i, __m256i, __m256i);
VPSHRDVQ __m512i _mm512_shrdv_epi32(__m512i, __m512i, __m512i);
VPSHRDVQ__m512i _mm512_mask_shrdv_epi32(__m512i, __mmask32, __m512i, __m512i);
VPSHRDVQ__m512i _mm512_maskz_shrdv_epi32(__mmask32, __m512i, __m512i, __m512i);

SIMD Floating-Point Exceptions

None.

Other Exceptions

See Type E4.
VPSHUFBITQMB — Shuffle Bits from Quadword Elements Using Byte Indexes into Mask

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.NDS.128:66.0F38:08</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG</td>
<td>Extract values in xmm2 using control bits of xmm3/m128 with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.256:66.0F38:08</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG</td>
<td>Extract values in ymm2 using control bits of ymm3/m256 with writemask k2 and leave the result in mask register k1.</td>
</tr>
<tr>
<td>EVEX.NDS.512:66.0F38:08</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_BITALG</td>
<td>Extract values in zmm2 using control bits of zmm3/m512 with writemask k2 and leave the result in mask register k1.</td>
</tr>
</tbody>
</table>

**Description**

The VPSHUFBITQMB instruction performs a bit gather select using second source as control and first source as data. Each bit uses 6 control bits (2nd source operand) to select which data bit is going to be gathered (first source operand). A given bit can only access 64 different bits of data (first 64 destination bits can access first 64 data bits, second 64 destination bits can access second 64 data bits, etc.).

Control data for each output bit is stored in 8 bit elements of SRC2, but only the 6 least significant bits of each element are used.

This instruction uses write masking (zeroing only). This instruction supports memory fault suppression.

The first source operand is a ZMM register. The second source operand is a ZMM register or a memory location. The destination operand is a mask register.

**Operation**

**VPSHUFBITQMB DEST, SRC1, SRC2**

(KL, VL) = (16,128), (32,256), (64, 512)

FOR i ← 0 TO KL/8-1: //Qword
  FOR j ← 0 to 7: // Byte
    IF k2[i*8+j] or *no writemask*:
      m ← SRC2.qword[i].byte[j] & 0x3F
      k1[i*8+j] ← SRC1.qword[i].bit[m]
    ELSE:
      k1[i*8+j] ← 0
  k1[MAX_KL-KL/8] ← 0

**Intel C/C++ Compiler Intrinsic Equivalent**

VPSHUFBITQMB _mmask16 _mm_bitshuffle_epi64_mask(_mm128i, _mm128i);
VPSHUFBITQMB _mmask16 _mm_mask_bitshuffle_epi64_mask(_mmmask16, _mm128i, _mm128i);
VPSHUFBITQMB _mmask32 _mm256_bitshuffle_epi64_mask(_mm256i, _mm256i);
VPSHUFBITQMB _mmask32 _mm256_mask_bitshuffle_epi64_mask(_mmmask32, _mm256i, _mm256i);
VPSHUFBITQMB _mmask64 _mm512_bitshuffle_epi64_mask(_mm512i, _mm512i);
VPSHUFBITQMB _mmask64 _mm512_mask_bitshuffle_epi64_mask(_mmmask64, _mm512i, _mm512i);
This chapter describes the instruction set that is unique to processors based on the Knights Mill microarchitecture.

3.1 INSTRUCTION SET REFERENCE
V4FMADDPS/V4FNADDPS — Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/ En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.512.F2.0F38.W0 9A /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_4FMAPS</td>
<td>Multiply packed single-precision floating-point values from source register block indicated by zmm2 by values from m128 and accumulate the result in zmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.512.F2.0F38.W0 AA /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_4FMAPS</td>
<td>Multiply and negate packed single-precision floating-point values from source register block indicated by zmm2 by values from m128 and accumulate the result in zmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Tuple1_4X</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction computes 4 sequential packed fused single-precision floating-point multiply-add instructions with a sequentially selected memory operand in each of the four steps.

In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any of the 16 lowest significant mask bits is set to 1 or if a “no masking” encoding is used.

The tuple type Tuple1_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

Rounding is performed at every FMA (fused multiply and add) boundary. Exceptions are also taken sequentially. Pre- and post-computational exceptions of the first FMA take priority over the pre- and post-computational exceptions of the second FMA, etc.
Operation

src_reg_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

define NFMA_PS(kl, vl, dest, k1, msrc, regs_loaded, src_base, posneg):
    tmpdest ← dest

    // reg[] is an array representing the SIMD register file.
    FOR j ← 0 to regs_loaded-1:
        FOR i ← 0 to kl-1:
            IF k1[i] or *no writemask*:
                IF posneg = 0:
                    tmpdest.single[i] ← RoundFPControl_MXCSR(tmpdest.single[i] - reg[src_base + j].single[i] * msrc.single[i])
                ELSE:
                    tmpdest.single[i] ← RoundFPControl_MXCSR(tmpdest.single[i] + reg[src_base + j].single[i] * msrc.single[i])
            ELSE IF *zeroing*:
                tmpdest.single[i] ← 0
        dest ← tmpdest
        dest[MAX_VL-1:VL] ← 0

V4FMADDPS and V4FNMADDPS dest{k1}, src1, msrc (AVX512)
KL, VL = (16,512)
 regs_loaded ← 4
 src_base ← src_reg_id & ~3 // for src1 operand
 posneg ← 0 if negative form, 1 otherwise
NFMA_PS(kl, vl, dest, k1, msrc, regs_loaded, src_base, posneg)

Intel C/C++ Compiler Intrinsic Equivalent

V4FMADDPS __m512 __mm512_4fmadd_ps(__m512, __m512x4, __m128 *);
V4FMADDPS __m512 __mm512_mask_4fmadd_ps(__m512, __mmask16, __m512x4, __m128 *);
V4FMADDPS __m512 __mm512_maskz_4fmadd_ps(__mmask16, __m512, __m512x4, __m128 *);
V4FNMADDPS __m512 __mm512_4fnmadd_ps(__m512, __m512x4, __m128 *);
V4FNMADDPS __m512 __mm512_mask_4fnmadd_ps(__m512, __mmask16, __m512x4, __m128 *);
V4FNMADDPS __m512 __mm512_maskz_4fnmadd_ps(__mmask16, __m512, __m512x4, __m128 *);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

Other Exceptions

See Type E2; additionally
#UD If the EVEX broadcast bit is set to 1.
#UD If the MODRM.mod = 0b11.
### V4FMADDSS/V4FNADDSS — Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)

<table>
<thead>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.LLIG.F2.0F38.W0 9B /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_4FMAPS</td>
<td>Multiply scalar single-precision floating-point values from source register block indicated by xmm2 by values from m128 and accumulate the result in xmm1.</td>
</tr>
<tr>
<td>EVEX.DDS.LLIG.F2.0F38.W0 AB /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_4FMAPS</td>
<td>Multiply and negate scalar single-precision floating-point values from source register block indicated by xmm2 by values from m128 and accumulate the result in xmm1.</td>
</tr>
</tbody>
</table>

#### Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Tuple1_4X</td>
<td>ModRMreg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction computes 4 sequential scalar fused single-precision floating-point multiply-add instructions with a sequentially selected memory operand in each of the four steps.

In the above box, the notation of "+3" is used to denote that the instruction accesses 4 source registers based that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if the least significant mask bit is set to 1 or if a "no masking" encoding is used.

The tuple type Tuple1_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

Rounding is performed at every FMA boundary. Exceptions are also taken sequentially. Pre- and post-computational exceptions of the first FMA take priority over the pre- and post-computational exceptions of the second FMA, etc.

**Operation**

src_reg_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

define NFMA_SS(vl, dest, k1, msrc, regs_loaded, src_base, posneg):  
    tmpdest ← dest  
    // reg[] is an array representing the SIMD register file.  
    IF k1[0] or *no writemask*:
        FOR j ← 0 to regs_loaded - 1:
            IF posneg = 0:
                tmpdest.single[0] ← RoundFPControl_MXCSR(tmpdest.single[0] - reg[src_base + j].single[0] * msrc.single[j])
            ELSE:
                tmpdest.single[0] ← RoundFPControl_MXCSR(tmpdest.single[0] + reg[src_base + j].single[0] * msrc.single[j])
        ELSE IF *zeroing*:
            tmpdest.single[0] ← 0
    dest ← tmpdest  
    dest[MAX_VL-1:VL] ← 0
V4FMADDSS and V4FNMADDSS dest[k1], src1, msrc (AVX512)
VL = 128

regs_loaded ← 4
src_base ← src_reg_id & ~3 // for src1 operand
posneg ← 0 if negative form, 1 otherwise
NFMA_SS(vl, dest, k1, msrc, regs_loaded, src_base, posneg)

Intel C/C++ Compiler Intrinsic Equivalent
V4FMADDSS __m128 _mm_4fmadd_ss(__m128, __m128x4, __m128 *);
V4FMADDSS __m128 _mm_mask_4fmadd_ss(__m128, __mmask8, __m128x4, __m128 *);
V4FMADDSS __m128 _mm_maskz_4fmadd_ss(__mmask8, __m128, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_4fnmadd_ss(__m128, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_mask_4fnmadd_ss(__m128, __mmask8, __m128x4, __m128 *);
V4FNMADDSS __m128 _mm_maskz_4fnmadd_ss(__mmask8, __m128, __m128x4, __m128 *);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

Other Exceptions
See Type E2; additionally
#UD If the EVEX broadcast bit is set to 1.
#UD If the MODRM.mod = 0b11.
VP4DPWSSDS — Dot Product of Signed Words with Dword Accumulation and Saturation (4-iterations)

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.512.F2.0F38.WO 53 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_4VNNIW</td>
<td>Multiply signed words from source register block indicated by zmm2 by signed words from m128 and accumulate the resulting dword results with signed saturation in zmm1.</td>
</tr>
</tbody>
</table>

Instruction Operand Encoding

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Tuple1_4X</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction computes 4 sequential register source-block dot-products of two signed word operands with doubleword accumulation and signed saturation. The memory operand is sequentially selected in each of the four steps.

In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any bit of the lowest 16-bits of the mask is set to 1 or if a “no masking” encoding is used.

The tuple type Tuple1_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

**Operation**

src_reg_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

```
VP4DPWSSDS dest, src1, src2
(KL,VL) = (16,512)
N ← 4

ORIGDEST ← DEST
src_base ← src_reg_id & ~ (N-1) // for src1 operand

FOR i ← 0 to KL-1:
    IF k1[i] or *no writemask*:
        FOR m ← 0 to N-1:
            t ← SRC2.dword[m]
            p1dword ← reg[src_base+m].word[2*i] * t.word[0]
            p2dword ← reg[src_base+m].word[2*i+1] * t.word[1]
            DEST.dword[i] ← SIGNED_DWORD_SATURATE(DEST.dword[i] + p1dword + p2dword)
    ELSE IF *zeroing*:
        DEST.dword[i] ← 0
    ELSE
        DEST.dword[i] ← ORIGDEST.dword[i]
        DEST[MAX_VL-1:VL] ← 0
```
**Intel C/C++ Compiler Intrinsic Equivalent**

VP4DPWSSDS __m512i __mm512__4dpwssds_epi32(__m512i, __m512i, __m512ix4, __m128i *);
VP4DPWSSDS __m512i __mm512__mask_4dpwssds_epi32(__m512i, __mmask16, __m512ix4, __m128i *);
VP4DPWSSDS __m512i __mm512__maskz_4dpwssds_epi32(__mmask16, __m512i, __m512ix4, __m128i *);

**SIMD Floating-Point Exceptions**

None.

**Other Exceptions**

See Type E4; additionally

#UD If the EVEX broadcast bit is set to 1.

#UD If the MODRM.mod = 0b11.
VP4DPwSSD — Dot Product of Signed Words with Dword Accumulation (4-iterations)

<table>
<thead>
<tr>
<th>Opcode/ Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EVEX.DDS.512.F2.0F38.W0 52 /r</td>
<td>A</td>
<td>V/V</td>
<td>AVX512_4VNNIW</td>
<td>Multiply signed words from source register block indicated by zmm2 by signed words from m128 and accumulate resulting signed dwords in zmm1.</td>
</tr>
</tbody>
</table>

**Instruction Operand Encoding**

<table>
<thead>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Tuple1_4X</td>
<td>ModRMreg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
</tr>
</tbody>
</table>

**Description**

This instruction computes 4 sequential register source-block dot-products of two signed word operands with doubleword accumulation; see Figure 3-1 below. The memory operand is sequentially selected in each of the four steps.

In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based on that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand.

This instruction supports memory fault suppression. The entire memory operand is loaded if any bit of the lowest 16-bits of the mask is set to 1 or if a “no masking” encoding is used.

The tuple type Tuple1_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation portion of this instruction.

![Figure 3-1. Register Source-Block Dot Product of Two Signed Word Operands with Doubleword Accumulation](image)

**NOTES:**

1. For illustration purposes, one source-block dot product instance is shown out of the four.
Operation

src_reg_id is the 5 bit index of the vector register specified in the instruction as the src1 register.

VP4DPwSSD dest, src1, src2

KL,VL = (16,512)

N ← 4

ORIGDEST ← DEST

src_base ← src_reg_id & ~ (N-1) // for src1 operand

FOR i ← 0 to KL-1:
    IF k1[i] or *no writemask*:
        FOR m ← 0 to N-1:
            t ← SRC2.dword[m]
            p1dword ← reg[src_base+m].word[2*i] * t.word[0]
            p2dword ← reg[src_base+m].word[2*i+1] * t.word[1]
            DEST.dword[i] ← DEST.dword[i] + p1dword + p2dword
        ELSE IF *zeroing*:
            DEST.dword[i] ← 0
        ELSE
            DEST.dword[i] ← ORIGDEST.dword[i]
    DEST[MAX_VL-1:VL] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

VP4DPwSSD __m512i _mm512_4dpwssd_epi32(__m512i, __m512ix4, __m128i *);
VP4DPwSSD __m512i _mm512_mask_4dpwssd_epi32(__m512i, __mmask16, __m512ix4, __m128i *);
VP4DPwSSD __m512i _mm512_maskz_4dpwssd_epi32(__mmask16, __m512i, __m512ix4, __m128i *);

SIMD Floating-Point Exceptions

None.

Other Exceptions

See Type E4; additionally

#UD If the EVEX broadcast bit is set to 1.
#UD If the MODRM.mod = 0b11.
4.1 INTRODUCTION

This chapter describes an EPT-based sub-page permissions capability to allow Virtual Machine Monitors (VMM) to specify write-permission for guest physical memory at a sub-page (128 byte) granularity. When this capability is utilized, the CPU establishes write-access permissions for sub-page regions of 4-KByte pages as specified by the VMM. EPT-based sub-page permissions is intended to enable fine-grained memory write enforcement by a VMM for security (guest OS monitoring).

4.2 VMCS CHANGES

A new secondary processor-based VM-execution control is defined as "sub-page write permission". The bit position of this control is 23.

If bit 31 of the primary processor-based VM-execution controls is 0, the logical processor operates as if the sub-page write permission VM-execution control is 0.

A new 64-bit control field is defined as "sub-page permission table pointer" (SPPTP). The encodings for this field are 00002030H (all 64 bits in 64-bit mode; low 32 bits in legacy mode) and 00002031H (high 32 bits).

4.3 CHANGES TO EPT PAGING-STRUCTURE ENTRIES

Bit 61 of an EPT leaf paging-structure entry that maps a 4-KByte page is defined as a “Sub-Page Permission” (SPP bit). Setting this bit allows write permissions for the mapped page to be enforced on a sub-page basis (see Section 6.4). The processor ignores this bit in all other EPT paging-structure entries (as it does if the "sub-page write permission" VM-execution control is 0).

4.4 CHANGES TO GUEST-PHYSICAL ACCESSES

If the logical processor is in VMX non-root operation with EPT enabled, and if the sub-page write permission VM-execution control (see Section 4.2) is 0, an EPT violation occurs if a memory store uses a guest-physical address and the write-access bit (bit 1) is clear in any of the EPT paging-structure entries used to translate the guest physical address. (This is same as legacy behavior.)

If the sub-page write permission VM-execution control is 1, treatment of write accesses to guest-physical accesses depends on the state of the accumulated write-access bit (position 1) and sub-page permission bit (position 61) in the leaf EPT paging-structure used to translate guest-physical addresses.

If the translation of the linear address accessed results in a guest-physical address which has the accumulated write-access bit set to 0 and the SPP bit set to 1 in the leaf EPT paging-structure entry that maps a 4KB page, then the processor will look up a VMM-managed Sub-Page Permission Table (SPPT). The processor uses the guest-physical address and bits 11:7 of the address accessed to lookup the SPPT to fetch a write permission bit for the 128 byte sub-page region being accessed within the 4-KByte guest-physical page. If the sub-page region write permission bit is set, the write is allowed; otherwise the write is disallowed and results in an EPT violation normally.

In other cases, the processor does not consult the SPPT. Guest-physical pages mapped via leaf EPT-paging-structures for which the accumulated write-access bit and the SPP bits are both clear (0) generate EPT violations on memory writes accesses. Guest-physical pages mapped via EPT-paging-structure for which the accumulated write-access bit is set (1) allow writes, effectively ignoring the SPP bit on the leaf EPT-paging structure.
4.5 SUB-PAGE PERMISSION TABLE

The sub-page permission table is referenced via a 64-bit control field called Sub-Page Permission Table Pointer (SPPTP) which contains a 4K-aligned physical address. The SPPT allows specification of write-permissions for 32 128 byte sub-page regions for 4KB guest-physical memory pages accessed via the EPT. The format of SPPTP is shown in Table 4-1 below.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>11:0</td>
<td>Reserved.</td>
</tr>
<tr>
<td>M-1:12</td>
<td>Bits M-1:12 of the physical address of the 4-KByte aligned SPPT L4 table.¹</td>
</tr>
<tr>
<td>63:N</td>
<td>Reserved (must be 0).</td>
</tr>
</tbody>
</table>

**NOTES:**

1. M is the physical-address width supported by the processor.

The memory type used for SPPT accesses will be the memory type reported in IA32_VMX_BASIC MSR.

When SPPT is in use, write accesses to any guest-physical addresses produced via a mapping for a 4KB page in the EPT can be controlled at a 128 byte granularity sub-page region within the 4KB guest-physical page. Note that reads and instruction fetches are not affected by the SPPT.

4.5.1 SPPT Overview

SPPT is active when the sub-page write permission VM-execution control is 1. SPPT looks up the guest-physical addresses to derive a 64 bit sub-page permission value containing sub-page region write permissions. The lookup from guest-physical addresses to the sub-page region permissions is determined by a set of SPPT paging structures. Section 4.5.2 gives the details of the SPPT structures.

When the sub-page write permission VM-execution control is 1, the SPPT is used to look up write permission bits for the 128 byte sub-page regions contained in the 4KB guest-physical page. EPT specifies the 4KB page-level privileges that software is allowed when accessing the guest-physical address, whereas SPPT defines the write permissions for software at the 128 byte granularity regions within a 4KB page. Similar to EPT, a logical processor uses SPPT to look up sub-page region write permissions for guest-physical addresses only when those addresses are used to access memory.

4.5.2 Operation of SPPT-based Write-Permission

The SPPT translation mechanism uses only bits 47:7 of a guest-physical address. The SPPT is a 4-level paging structure. Four SPPT paging structures are accessed to look up a sub-page region write permission bit for a guest-physical address. The 48 bits are partitioned by the logical processor to traverse the SPPT paging structures as follows.

- A 4KB naturally aligned SPPT L4 table is located at the physical address specified in bits 51:12 of the SPPTP. An SPPT L4 table comprises 512 64-bit entries (SPPT L4Es). An SPPT L4E is selected at the physical address defined as follows.
  - Bits 63:52 are all 0.
  - Bits 51:12 are from the SPPTP.
  - Bits 11:3 are bits 47:39 of the guest-physical address.
  - Bits 2:0 are all 0.

The format of a SPPT L4E is given in Table 4-2.
EPT-BASED SUB-PAGE PERMISSIONS

Table 4-2. Format of the SPPT L4E

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Valid entry when set; indicates whether the entry is present.</td>
</tr>
<tr>
<td>11:1</td>
<td>Reserved (must be 0).</td>
</tr>
<tr>
<td>M-1:12</td>
<td>Physical address of 4KB naturally aligned SPPT L3 table referenced by this entry.¹</td>
</tr>
<tr>
<td>63:M</td>
<td>Reserved (must be 0).</td>
</tr>
</tbody>
</table>

NOTES:

1. M is the physical-address width supported by the processor. Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address width is returned in bits 7:0 of EAX.

— A 4KB naturally aligned SPPT L3 table is located at the physical address specified in bits 51:12 of the SPPT L4E. An SPPT L3 table comprises 512 64-bit entries (SPPT L3Es). An SPPT L3E is selected at the physical address defined as follows.
  • Bits 63:52 are all 0.
  • Bits 51:12 are from the SPPT L4E.
  • Bits 11:3 are bits 38:30 of the guest-physical address.
  • Bits 2:0 are all 0.
  The format of the SPPT L3E is the same as that given in Table 4-2 for SPPT L4Es. The SPPT L3E references a 4KB naturally aligned SPPT L2 Table.

— A 4KB naturally aligned SPPT L2 table is located at the physical address specified in bits 51:12 of the SPPT L3E. An SPPT L2 table comprises 512 64-bit entries (SPPT L2Es). An SPPT L2E is selected at the physical address defined as follows.
  • Bits 63:52 are all 0.
  • Bits 51:12 are from the SPPT L3E.
  • Bits 11:3 are bits 29:21 of the guest-physical address.
  • Bits 2:0 are all 0.
  The format of a SPPT L2E is the same as that given in Table 4-2 for SPPT L4Es. The SPPT L2E references a 4KB naturally aligned SPPT L1 Table.

— A 4KB naturally aligned SPPT L1 table is located at the physical address specified in bits 51:12 of the SPPT L2E. An SPPT L1 table comprises 512 64-bit entries (SPPT L1Es). An SPPT L1E is selected at the physical address defined as follows.
  • Bits 63:52 are all 0.
  • Bits 51:12 are from the SPPT L2E.
  • Bits 11:3 are bits 20:12 of the guest-physical address.
  • Bits 2:0 are all 0.
  The processor then consults bit 2i of the SPPT L1E, where i is the value of bits 11:7 of the guest-physical address; a write access to the guest-physical address is allowed if the bit is 1. (The odd bits in the SPPT L1E are reserved and must be 0.)
4.5.3 SPP-Induced VM Exits

Accesses using guest-physical addresses may cause SPP-induced VM exits due to an SPPT misconfiguration or an SPPT miss. The basic VM exit reason reported for SPP-induced VM exits is 66.

An SPPT misconfiguration VM exit occurs when, in the course of an SPPT lookup, an SPPT paging-structure entry is encountered that sets a reserved bit. See Section 4.5.3.1 for which bits are reserved in SPPT paging-structure entries.

An SPPT miss VM exit occurs when, in the course of an SPPT lookup, an SPPT paging-structure entry is encountered in which the valid bit is clear.

SPPT misconfigurations and SPPT misses can occur only due to an attempt to write memory with a guest-physical address.

SPP-induced VM exits save an exit qualification with the format given in Table 4-3. These VM exits also save a guest-linear address and a guest-physical address.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>10:0</td>
<td>Not used.</td>
</tr>
<tr>
<td>11</td>
<td>SPPT VM exit type. Set for SPPT miss; cleared for SPPT misconfiguration VM exit.</td>
</tr>
<tr>
<td>12</td>
<td>NMI unblocking due to IRET.</td>
</tr>
<tr>
<td>63:13</td>
<td>Not used.</td>
</tr>
</tbody>
</table>

**Guest Linear Address:** In addition to the existing cases for which this field is reported, for a VM exit due to an SPPT misconfiguration or SPPT miss, this field receives a linear address that caused the SPPT misconfiguration or SPPT miss VM exit.

**Guest Physical Address:** In addition to the existing cases for which this field is reported, for a VM exit due to an SPPT misconfiguration or SPPT miss, this field receives the guest-physical address that caused the SPPT misconfiguration or SPPT miss VM exit.

4.5.3.1 Sub-Page Permissions and EPT Violations

Memory writes that consult but are not permitted by the SPPT cause EPT violations normally.

For memory writes that access memory across sub-page regions on the same 4K page, the processor will check writeability of both sub-pages and will generate an EPT violation if either of the accessed sub-page regions is not writeable.

For memory writes that access memory across sub-page regions that fall on adjoining guest-physical 4K pages, the processor will generate an EPT violation if either one of the 4K guest-physical pages has the sub-page permission control bit set in the leaf EPT paging-structure for the affected pages.

Sub-page write permissions are intended principally for simple instructions (such as AND, MOV, OR, TEST, XCHG, INC, XOR, etc.). Execution of an instruction that normally performs multiple memory-writes may or may not ignore the sub-page permissions and cause EPT violations unconditionally if an accessed page is mapped with an EPT PTE in which the W bit is 0.

Accesses to any guest-physical address that translates to an address on the APIC-access page that also is specified by the VMM to have sub-page permissions associated with it may operate as if the virtualize APIC accesses VM-execution control is 0.

Updates to accessed and dirty flags in guest paging structures ignore the setting of the "sub-page write permission" VM-execution control. Such an update always causes an EPT violation if it would write to a guest-physical address to which EPT does not allow writes.
4.5.4 Invalidating Cached SPP Permissions

Sub-page permission permissions may be cached by the CPU. Any modification to the sub-page permission permissions specified in SPPT entries must be invalidated using INVEPT. The EPTP switching VM function may flush any information cached about sub-page permissions, as well as intermediate EPT and SPPT caches.

4.5.5 Sub-Page Permission Interaction with Accessed and Dirty Flags for EPT

Software can enable accessed and dirty flags for EPT using bit 6 of the Extended-Page-Table Pointer (EPTP). If this bit is 1, the processor will set the accessed and dirty flags for EPT. Whenever there is a write to a guest-physical address, the processor sets the dirty flag (if it is not already set) in the EPT paging-structure entry that identifies the final physical address for the guest-physical address (either an EPT PTE or an EPT paging-structure entry in which bit 7 is 1). In addition, when accessed and dirty flags for EPT are enabled, processor accesses to guest paging-structure entries are treated as writes. Thus, such an access will cause the processor to set the dirty flag in the leaf EPT paging-structure entry that identifies the final physical address of the guest paging-structure entry. (This is legacy behavior.)

A write access does not cause an EPT violation or SPP miss/misconfiguration VM exit until after the dirty flags are set in the appropriate paging structure and EPT paging structure (if enabled) that maps the affected guest physical address. If page-modification logging is enabled in addition, the processor will also update the page-modification log.

Additionally, when accessed and dirty flags for EPT are enabled, processor accesses to guest paging-structure entries are treated as writes, and the processor will ignore the sub-page permission control bit in the leaf EPT paging-structure, hence, such processor accesses to guest-physical pages for which the EPT paging-structure entry has the sub-page permission control bit set will cause EPT violations if the W permission on the leaf EPT paging-structure is cleared.

4.5.6 Sub-Page Permission Interaction with Intel® TSX

Instructions that begin or execute within a transactional region may attempt to write to guest-physical addresses to which EPT does not allow writes. Such cases result in transactional aborts.

This behavior is retained even with sub-page permissions. A write by an instruction that begins or executes within a transactional region ignores sub-page permissions and causes a transactional abort if EPT does not allow writes to the guest-physical address.

4.5.7 Sub-Page Permission Interaction with Intel® SGX

A VMM cannot access memory in the enclave page cache (EPC) and cannot easily determine how to protect those pages selectively with SPP.

- SPP checks have higher priority than EPC/EPCM checks. Write accesses made by enclave code to guest physical memory pages with SPP attribute that are mapped via addresses inside the ELRANGE will be treated as read-only and cause EPT violations. Write accesses made by SGX instructions to EPC are enforced to be inside the ELRANGE per the SGX architecture and are hence treated similarly.
- Write accesses made by enclave code to SPP guest physical memory pages mapped via addresses that fall out of the ELRANGE are treated as per the SPP architecture, with SPP permissions applying.

4.5.7.1 Fault Priorities

SPP and SGX access control interactions are as listed below.

- SPP checks have higher priority than EPC/EPCM checks.
- All accesses to SPP pages by SGX instructions shall cause an EPT violation.
- All accesses to SPP pages by an enclave into ELRANGE shall cause an EPT violation.
- All accesses to SPP pages by an enclave outside of ELRANGE shall be treated as per SPP architecture.
The fault behavior summarized in Table 4-4 below.

### Table 4-4. Fault Behavior Summary

<table>
<thead>
<tr>
<th>ID</th>
<th>Enclave Access</th>
<th>APIC Access</th>
<th>In EPC</th>
<th>EPTE.W</th>
<th>EPTE.SPP</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>NA</td>
<td>X</td>
<td>X</td>
<td>See notes¹.</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>X</td>
<td>0</td>
<td>See notes².</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>1</td>
<td>1</td>
<td>See notes³.</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>0</td>
<td>1</td>
<td>See notes⁴.</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>See notes⁵.</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>See notes⁶.</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Fault behavior as per SPP architecture described in this chapter.
2. Fault behavior as per the APIC virtualization architecture.
3. (SPP is ignored since EPT is writeable)
   - If violation of EPT permissions then EPT violation
   - Else If Implementation_supports_vAPIC_AND_SPP_Together
     - Then APIC redirection or exit
   - Else Access Allowed
4. If violation of EPT permissions then EPT violation exit
   - Else If Implementation_supports_vAPIC_AND_SPP_Together
     - If write access then EPT violation
     - Else APIC redirection or exit
   - Else If write access - fault behavior per SPP architecture in this specification
   - Else If read/execute access - access allowed
5. If violation of EPT permissions then EPT violation
   - Else If PA not in EPC then #PF
   - Else If PA matches APIC access page then #PF
   - Else If violation of EPCM permissions then #PF
   - Else Access Allowed
6. If violation of EPT permissions – EPT violation
   - Else EPT violation (SPP on enclave access)

### 4.5.8 Memory Type Used for Accessing SPPT

The memory type used for any such reference will be the memory type reported in IA32_VMX_BASIC MSR. Bits 53:50 of the IA32_VMX_BASIC MSR report the memory type that the processor uses to access the VMCS and data structures referenced by pointers in the VMCS. Software should ensure that the VMCS and referenced data structures are located at physical addresses that are mapped to WB memory type by the MTRRs.

### 4.6 CHANGES TO VM ENTRIES

If the activate secondary controls and sub-page write permission VM-execution controls are both 1, VM entries ensure that the enable EPT VM-execution control is 1. Additionally, the sub-page permission table control field is checked for consistency per Section 4.5. VM entry fails if these checks fail. When such a failure occurs, control is passed to the next instruction, RFLAGS.ZF is set to 1 to indicate the failure, and the VM-instruction error field is loaded with value 7, indicating "VM entry with invalid control field(s)". This check may be performed in any order with respect to other checks on VMX controls and the host-state area. Different processors may thus give different error numbers for the same VMCS.
4.7 CHANGES TO VMX CAPABILITY REPORTING

Section 4.2 specified that secondary processor-based VM-execution control 23 is defined as "sub-page write permission". A processor that supports the 1-setting of the control sets bit 55 of the IA32_VMX_PROCBASED_CTLS2 MSR (index 48BH). RDMSR of that MSR returns 1 in bit 23 of EDX.

4.8 INSTRUCTIONS TO WHICH SPP DOES NOT APPLY

Sub-page permission treatment of accesses to pages is principally intended for basic instructions such as ADD, AND, DEC, MOV, OR, SUB, TEST, XCHG, and XOR. Use of complex instructions such as those that operate on floating-point, SSE, AVX, or AVX-512 registers, among others, may cause an EPT violation VM exit ignoring any sub-page permissions specified for the page(s) accessed.
5.1 INTRODUCTION

Intel® Processor Trace (Intel® PT) is an extension of Intel® Architecture that captures information about software execution using dedicated hardware facilities that cause only minimal performance perturbation to the software being traced. Details on the Intel PT infrastructure and trace capabilities can be found in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3C*.

This chapter describes the architecture for VMX support improvements made for Intel PT. The suite of architecture changes described below serve to simplify the process of virtualizing Intel PT for use by a guest software. There are two primary elements to this new architecture support.

1. **Addition of a new guest IA32_RTIT_CTL value field to the VMCS.** — This serves to speed and simplify the process of disabling trace on VM exit, and restoring it on VM entry.
2. **Enabling use of EPT to redirect PT output.** — This enables the VMM to elect to virtualize the PT output buffer using EPT. In this mode, the CPU will treat PT output addresses as Guest Physical Addresses (GPAs) and translate them using EPT. This means that Intel PT output reads (of the ToPA table) and writes (of trace output) can cause EPT violations, and other output events.

5.2 ARCHITECTURE DETAILS

5.2.1 IA32_RTIT_CTL in VMCS Guest State

A new 64-bit field will be added to the VMCS Guest State, to hold the value of IA32_RTIT_CTL. This field will use encodings 2814H and 2815H. On VM exit, the MSR value will be written to this field unconditionally. Additionally, there are two new controls to govern use of this field; see Table 5-1 below.

<table>
<thead>
<tr>
<th>Name</th>
<th>Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear IA32_RTIT_CTL on exit.</td>
<td>Exit control 25.</td>
<td>When set, the IA32_RTIT_CTL MSR will be cleared on VM exit, after it has been saved. This disables PT before entering the VMX host.</td>
</tr>
<tr>
<td>Load IA32_RTIT_CTL on entry.</td>
<td>Entry control 18.</td>
<td>When set, the IA32_RTIT_CTL MSR will be written with the value of the associated Guest State field of the VMCS on VM entry. This restores PT before entering the guest. VM entry fails if the value to be loaded sets reserved bits or a reserved values in an encoded field.</td>
</tr>
</tbody>
</table>

On a VM exit that clears IA32_RTIT_CTL, or a VM entry that updates it, the XSAVE INIT and MOD tracking optimizations will be updated.

5.2.2 Supporting EPT for Trace Output

In order to enable use of EPT to redirect PT trace output, a new secondary processor-based VM-execution control is added; see Table 5-2 below.
Setting this new VM-execution control to 1 requires also setting the VM-exit and VM-entry controls described above in Table 5-1. This ensures that PT is disabled before entering root operation, where EPT does not apply. See details on new consistency checks in Section 5.2.3.

### 5.2.2.1 VM Exits Due to Intel PT Output

Using EPT to translate PT output addresses introduces the possibility of taking events on PT output reads and writes. Event possibilities include EPT violations, EPT misconfigurations, PML log-full VM exits, and APIC access VM exits.

EFLAGS.RF is not modified by VM exits due to Intel PT output.

#### Exit Qualification

Intel PT output reads and writes are asynchronous to instruction execution, as a result of the internal buffering of trace data. Trace packets are output some unpredictable number of cycles after the completion of the instructions or events that generated them. For this reason, any VM exit caused by Intel PT output will set the following new exit qualification bit.

<table>
<thead>
<tr>
<th>Name</th>
<th>Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Asynchronous to Instruction Execution</td>
<td>Exit qualification bit 16 for EPT violations, PML log-full VM exits, and APIC-access VM exits due to guest-physical accesses.</td>
<td>This VM exit results neither from the instruction referenced by the RIP saved into the VMCS, nor from any event delivery recorded in the VMCS IDT-vectoring fields.</td>
</tr>
</tbody>
</table>

Because Intel PT output is using GPAs, there is no relevant Guest Linear Address (GLA). As a result, the exit qualification bit 7 (guest linear address field valid) and the GLA field are cleared. Bits 11:8 of the exit qualification are also cleared.

#### Preserving Pending Events

A VM entry that enables Intel PT can cause an immediate VM exit, if PT output is configured to use GPA addressing and the access to the page causes a VM exit (e.g., EPT violation). This VM exit will be taken after the completion of the VM entry, but before other events which may be pending or injected by the VM entry. To ensure that no events are lost, VM exits caused by PT output will take the following measures.

- The guest pending debug exceptions field in the VMCS is not cleared, and the value saved will match the behavior of existing VM exits (e.g., INIT) that do not clear the field.
- The VMCS VM-entry interrupt information field is saved to the VMCS IDT-vectoring information field. This serves to simplify the process of re-injecting the event on the next VM entry. Note that this introduces a scenario where Pending MTF VM exit can be set in the IDT-vectoring information field.
Additional VM Exits

EPT violations caused by Intel PT output will always cause VM exits; virtualization exceptions (#VEs) are not supported.

APIC page accesses by Intel PT cause VM exits unconditionally, with no virtualization by the processor. This is consistent with other guest-physical accesses to the APIC page.

If the "Guest PT uses Guest Physical Addresses" VM-execution control is 1 and IA32_RTIT_CTL.TraceEn = 1, any invocation of the VM function 0 (EPTP switching) causes a VM exit. The VM exit gives a VMM the opportunity to disable tracing (if desired for certain EPT contexts) and ensures that the processor does not retain a PT-specific EPT-based translation a change of EPTP. Reporting is the same as any VM exit caused by a VM function, setting the basic exit reason to 59 (indicating “VMFUNC”) and saving the length of the VMFUNC instruction into the VM-exit instruction-length field.

5.2.2.2 Trace Data Management with Output Events

Because PT packet data is buffered within the CPU before being written out through the memory subsystem or other trace transport mechanism, the CPU takes measures to ensure that buffered trace data is not lost on the PT disable during VM exit. This requires ensuring that there is sufficient space left in the current output page to write out the buffer. Without such care, buffered trace data could be lost, and the resulting trace corrupted.

The CPU will employ an early page lookup mechanism in order to avoid trace corruption. It will try to cache the physical addresses (PAs) of the current PT output block and the next PT output block, in order to ensure no event is needed when transitioning from the current block to the next. An output block is defined as the smaller of the EPT page and the PT output buffer segment, which is either a ToPA output region or the single-range output buffer.

Using this scheme, the CPU will always lookup the next block when it begins writing the current block, so that any events needed in order to translate the next block base address can be taken long before writes to that next block commence.

When PT is enabled, the CPU will lookup the first 2 output block translations, and cache the resulting PAs internally. PT enable flows include WRMSR (as well as loads from the MSR-load areas by VMX transitions), XRSTORS, VM entry, and RSM.

If either EPT lookup requires a VM exit, the exit will be taken before tracing begins. However, the value of IA32_RTIT_CTL saved into the new VMCS field will have the new value, with TraceEn set. This ensures that the subsequent VM entry will try again to enable PT.

These VM exits resulting from the use of Intel PT are taken after the completion of the current instruction or operation. On VM entry, any Intel PT-induced VM exit will be taken after transition to the guest completes, but before any event injection or guest instructions execute.

Once the PAs for the first two output blocks are cached (this could require multiple events, and hence multiple VM exits/VM entries), tracing will commence. Henceforth, anytime an output block is filled with trace data, output will transition to the next (cached) output block, and the CPU will lookup the EPT translation for the output block that follows the new current block. Here again, an event may need to be taken, which would result in a VM exit. If the lookup encounters a ToPA entry with the STOP bit set, it will cease to lookup further entries beyond that entry.

This early page lookup mechanism serves to reduce the likelihood that the trace could fill all available, translated output blocks. The CPU should typically have the current and next block cached and ready for output. In cases where trace data nonetheless has to be dropped, which could happen if an EPT violation VM exit for the next page translation is not taken for an extended period of time, the CPU will signal an internal buffer overflow and drop packets until the new translation can be cached.

5.2.2.3 Intel PT Output Errors

Improper configuration of Intel PT output can result in operation errors that cause tracing to be disabled. See the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, Section 35.3.9, "Operational Errors" for details.

When Intel PT output is redirected using EPT, all address-based checks continue to be executed using the guest physical address specified in the ToPA table or MSR, with one exception. Checks against restricted memory (see the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3C, Section 35.2.6.4, “Restricted Memory Access” for details) are done using the translated, platform physical address to which output will be written.
5.2.3  **New VM-Entry Consistency Checks**

The following consistency checks will cause the VM entry to fall through to the next sequential instruction, and RFLAGS.ZF to be set, if failed.

- If the “Guest PT uses Guest Physical Addresses” execution control is 1, the “Clear IA32_RTIT_CTL on exit” exit control and the “Load IA32_RTIT_CTL on entry” entry control must also be 1. This ensures that the processor will not switch from treating Intel PT output addresses as GPAs to treating them as PPAs.

- If the “Guest PT uses Guest Physical Addresses” execution control is 1, the "enable EPT" execution control must also be 1.

If the following consistency check fails, VM entry fails by loading processor state from the guest-state area of the VMCS.

- If the “Load IA32_RTIT_CTL on entry” is 1, IA32_RTIT_CTL.TraceEn must be zero.

The lower 16 bits of the exit reason VMCS field will hold value 33, indicating failure due to invalid guest state.

5.2.3.1  **Special Treatment for SMM VM Exits**

The consistency checks above do not ensure that an SMM VM exit that occurs with the 1-setting of the “Guest PT uses Guest Physical Addresses” VM-execution control will find the “Clear IA32_RTIT_CTL on exit” VM-exit control set to 1. For this reason, such VM exits always clear the IA32_RTIT_CTL MSR, regardless of the setting of the VM-exit control.

5.3  **ENUMERATION**

Section 5.2 identified three new controls in the VMCS. The following paragraphs provide details of how processors enumerate for support of those controls:

- “Guest PT uses Guest Physical Addresses” is a new secondary processor-based VM-execution control, located at bit position 24. Processors supporting the 1-setting of this control enumerate that support by setting bit 56 of the IA32_VMX_PROCBASED_CTLS2 MSR (index 48BH).

- “Clear IA32_RTIT_CTL on exit” is a new VM-exit control, located at bit position 25. Processors supporting the 1-settings of this control enumerate that support by setting bit 57 in both the IA32_VMX_EXIT_CTLS MSR (index 483H) and the IA32_VMX_TRUE_EXIT_CTLS MSR (index 48FH).

- “Load IA32_RTIT_CTL on entry” is a new VM-entry control, located at bit position 18. Processors supporting the 1-settings of this control enumerate that support by setting bit 40 in both the IA32_VMX_ENTRY_CTLS MSR (index 484H) and the IA32_VMX_TRUE_ENTRY_CTLS MSR (index 490H).
INDEX

B
Brand information 1-30
   processor brand index 1-32
   processor brand string 1-30

C
Cache and TLB information 1-25
Cache Inclusiveness 1-6
CLFLUSH instruction
   CPUID flag 1-24
CMOVcc flag 1-24
CMOVcc instructions
   CPUID flag 1-24
CMPXCHG16B instruction
   CPUID bit 1-22
CMPXCHG8B instruction
   CPUID flag 1-24
CPUID instruction 1-4, 1-24
   36-bit page size extension 1-24
   APIC on-chip 1-24
   basic CPUID information 1-5
   cache and TLB characteristics 1-5, 1-25
   CLFLUSH flag 1-24
   CLFLUSH instruction cache line size 1-20
CMPXCHG16B flag 1-22
CMPXCHG8B flag 1-24
CPL qualified debug store 1-21
debug extensions, CR4.DE 1-23
ddebug store supported 1-24
deterministic cache parameters leaf 1-5, 1-7, 1-9, 1-10, 1-11, 1-12, 1-13
dextended function information 1-16
feature information 1-23
FPU on-chip 1-23
FSAVE flag 1-24
FXRSTOR flag 1-24
IA-32e mode available 1-16
input limits for EAX 1-18
L1 Context ID 1-22
local APIC physical ID 1-20
machine check architecture 1-24
machine check exception 1-24
memory type range registers 1-24
MONITOR feature information 1-28
MONITOR/MWAIT flag 1-21
MONITOR/MWAIT leaf 1-6, 1-7, 1-8, 1-9, 1-10, 1-14
MWAIT feature information 1-28
page attribute table 1-24
page size extension 1-23
performance monitoring features 1-28
physical address bits 1-17
physical address extension 1-24
power management 1-28, 1-29, 1-30
processor brand index 1-20, 1-30
processor brand string 1-17, 1-30
processor serial number 1-24
processor type field 1-19
RDMSR flag 1-23
returned in EBX 1-20
returned in ECX & EDX 1-20
self snoop 1-25
SpeedStep technology 1-21
SS2 extensions flag 1-25
SSE extensions flag 1-25
SSE3 extensions flag 1-21
SSSE3 extensions flag 1-21
SYSENTER flag 1-24
SYSEXIT flag 1-24
thermal management 1-28, 1-29, 1-30
thermal monitor 1-21, 1-24, 1-25
time stamp counter 1-23
using CPUID 1-4
vendor ID string 1-18
version information 1-5, 1-27
virtual 8086 Mode flag 1-23
virtual address bits 1-17
WRMSR flag 1-23

F
Feature information, processor 1-4
FXRSTOR instruction
   CPUID flag 1-24
FXSAVE instruction
   CPUID flag 1-24

I
IA-32e mode
   CPUID flag 1-16
Instruction set
   grouped by processor 1-1

L
L1 Context ID 1-22

M
Machine check architecture
   CPUID flag 1-24
description 1-24
MMX instructions
   CPUID flag for technology 1-24
Model & family information 1-27
MONITOR instruction
   CPUID flag 1-21
   feature data 1-28
MWAIT instruction
   CPUID flag 1-21
   feature data 1-28

P
Pending break enable 1-25
Performance-monitoring counters
   CPUID inquiry for 1-28

R
RDMSR instruction
   CPUID flag 1-23

S
Self Snoop 1-25
SpeedStep technology 1-21
SSE extensions
   CPUID flag 1-25
SSE2 extensions
   CPUID flag 1-25
SSE3
CPUID flag 1-21
SSE3 extensions
  CPUID flag 1-21
SSSE3 extensions
  CPUID flag 1-21
Stepping information 1-27
SYSENDER instruction
  CPUID flag 1-24
SYSEXIT instruction
  CPUID flag 1-24

T
  Thermal Monitor
    CPUID flag 1-25
  Thermal Monitor 2 1-21
    CPUID flag 1-21
  Time Stamp Counter 1-23

V
  Version information, processor 1-4
  VPERM12B - Full Permute of Bytes from Two Tables Overwriting the Index 3-4
  VPMULTISHIFTQB – Select Packed Unaligned Bytes from Quadword Source 2-26

W
  WBINVD/INVND bit 1-6
  WRMSR instruction
    CPUID flag 1-23

X
  XRSTOR 1-29
  XSAVE 1-22, 1-29