英特尔® 开发人员专区:
性能

精华

新鲜出炉!Intel® Xeon Phi™ Coprocessor High Performance Programming 
学习面向这个新型架构和新产品编程的基本要素。 全新!
英特尔® System Studio
英特尔® System Studio 是一款综合性集成软件开发工具套件解决方案,能够缩短上市时间,增强系统可靠性,并提高能效和性能。 全新!
万一您错过了时间,还可参加为时两天的现场网络研讨会的重播
介绍面向英特尔® 至强™ 处理器和英特尔® 至强融核™ 协处理器的高性能应用程序开发。
Structured Parallel Programming
作者 Michael McCool、Arch D. Robison 和 James Reinders 采用一种基于结构性形式的途径,从而使该课题能为每一位软件开发人员所接受。

在英特尔创新资源的帮助下实现并行编程,为您的客户提供最出色的应用性能。

开发资源


开发工具

 

英特尔® Parallel Studio

英特尔® Parallel Studio 为 Microsoft Visual Studio* C/C++ 开发人员带来了简化的端到端并行性,还可提供先进的工具,帮助他们优化面向多核和众核的客户端应用。

英特尔® 软件开发产品

探索所有可帮助您针对英特尔架构实现优化的工具。某些指定工具支持 45 天免费评估期。

工具知识库

查找关于英特尔工具的指南和支持信息。

Intel® Xeon Phi™ Coprocessor code named “Knights Landing” - Application Readiness
作者:Indraneil Gokhale (Intel)张贴日期:09/15/20140
As part of the application readiness efforts for future Intel® Xeon® processors and Intel® Xeon Phi™ coprocessors (code named Knights Landing), developers are interested in improving two key aspects of their workloads: Vectorization/code generation Thread parallelism This article mainly talks a...
Using SPIR for fun and profit with Intel® OpenCL™ Code Builder
作者:Robert Ioffe (Intel)张贴日期:02/23/20150
Introduction What is SPIR? How is SPIR binary different from Intermediate Binary? How to produce SPIR binary with an Intel command line compiler? How to produce SPIR binary with Intel® INDE's Kernel Builder? How to consume SPIR binary in your OpenCL™ program? Advantages of a SPIR Binary Di...
Sharing Surfaces between OpenCL™ and DirectX* 11 on Intel® Processor Graphics
作者:Adam Lake (Intel)张贴日期:02/23/20150
Download PDF Download code sample Content Introduction Intel® Processor Graphics with Shared Physical Memory Synchronization between OpenCL and DirectX 11 Overview of Surface Sharing between OpenCL and DirectX 11 Initialization Writing to the shared surface The Render Loop Shutdo...
Bitonic Sorting
作者:Vadim Kartoshkin (Intel)张贴日期:02/12/20150
Demonstrates how to implement an efficient sorting routine with the OpenCL™ technology that operates on arbitrary input array of integer values. The sample uses properties of bitonic sequence and principles of sorting networks and enables efficient SIMD-style parallelism through OpenCL vector dat...
订阅 英特尔开发人员专区文章
Parallel Studio XE 2013 全新上市
作者:Jeff Zhang (Intel) 张贴日期:2014/06/04 0
今天我们宣布推出 Parallel Studio XE 2013 (立即发布) 和 Cluster Studio XE 2013 (2012 年第四季度发布)。 如欲了解更多详细信息,请参阅 《Parallel Universe Magazine》第 11 期。 第 11 期中包括“十大新特性”、指针检查器功能以及有条件数值再现方面的内容。 访问 Parallel Studio XE 2013 和 Cluster Studio XE 2013,了解更多信息,包括如何评估以及如何购买。 这些产品中的新特性包括: (1)针对新处理器和协处理器的支持包括针对 Ivy Bridge 微架构...
基于 hadoop 文件系统以及 Hbase 的微博系统
作者:hillday 张贴日期:2013/05/13 0
一、部署前提 1.在Linux环境 2.安装部署了hadoop 3.安装部署了hbase 4.安装了web应用服务器,如tomcat、或者jetty等 5.部署struts2 二、应用介绍      以基于Hbase的hadoop为数据库,实现用户发布微博和,关注用户及等功能,涉及到Hbase表结构设计,相应实现的Java API等一些内容。使用hbase作为微博系统的数据存储平台有如下好处:根据微博系统的特点,微博用户数量庞大,且关注和被关注数据严重不相等,这些特点刚好可以通过hbase分布式处理数据的一些特性得以满足,如果使用旧的关系数据库可能对一个单独的服务器要求非常之高。 三、部...
HTML5 worker 多线程
作者:乐会 陈. 张贴日期:2013/01/29 2
测试浏览器: FF 3.6 测试服务器: APACHE 2.2 先让我们来幻想下如果WEB页面上能用多线程,那是不是意味这WEB页面逐渐取代了客户端? HTML5 规范 好了切入正题,那么WEB的多线程到底是个虾米? 从字面上来看,我们应该看的出他的实现是WORKER模式吧,什么是WORKER模式? 写过多线程的同学应该比我更清楚,大体的概念是:线程的创建由一个WORKER来决定,维护了一个线程池。 接着,我们看下HTML5的多线程有什么特性的: 1. 在线程中是不能操作DOM节点的(想要操作的话只能发送消息给worker创建者回调函数) 2. 多线程的本质其实是真正的...
云安全白皮书
作者:BRUCE C. (Intel) 张贴日期:2012/11/29 0
随着云计算的日益普及,安全性越发重要。这是一篇关于云安全的白皮书,供参考。
订阅 英特尔® 开发人员专区博客
Intel® Parallel Studio XE SP1 & Intel® Cluster Studio XE SP1
作者:kathy-farrel (Intel)0
Intel® Parallel Studio XE SP1 & Intel® Cluster Studio XE SP1 - What's New - Webinar Tuesday, September 17 9am PDT Please join us for a technical presentation on the new features found in the recently released Intel® Parallel Studio XE 2013 SP1 Intel® Cluster Studio XE SP1. This release includes support for compilers and performance analysis on Intel® Xeon Phi™ on Windows*. The technical presentation will briefly cover new features for both C++ and Fortran on Linux*, Windows*, and OS X* operating systems as well as error checking and performance profiling tools. Learn how to efficiently boost your application performance! Not too late! - Register Now  Learn about Upcoming Webinars
Mixing kernel space and userspace in a new kernel.
作者:Jog L.0
Hello, I was thinking of creating an open source kernel (with block already written in the linux kernel obviously). Now I would like to hear from experts what are the dangers to run in ring0 if no users and no external connections are done. We are in a situation in which the processor is isolated from the whole world. No one can mess with it. all the processes running on top of it have to register and are created and compiled by root using a specific memory range. No process can be launched without the acceptation of root. No human accesses it. The code running inside is reviewed and we have facilities to be sure no other memory range than the one we expect each process to use can be used. That is for the -restrictive- context. Now, could we imagine it be possible for such a kernel to exist or are there some limitations that I don't predict ? The kernel is to be massively specialized, hence the "almost starting from scratch". Thanks for your insights, Jog
linking with two versions of mkl (multi threaded and single threaded) in one application
作者:Michal K.3
Hi, Is it possible to use both the single threaded version of mkl library and the multi threaded version of mkl in one application? I need the single threaded version to use with PLASMA library, yet at some other part of my code, I need use mkl PARDISO, for which I need the multi threaded version. Any help will be greatly appreciated. Cheers Michal  
PCIe 3.0 reference clock jitter tool
作者:Sonal C.0
Where can I access the Intel PCIe clock jitter tool
Memory to CPU (mov) bandwidth limitations
作者:albus d.3
(sorry for weak english I am not native english, Not sure if right forum, first time here - This is general about some hardware limits i do not understand technical reason and I would very like to know) We have now parallelised SIMD arithmetic (like 8 float mulls or divisions in one step) theoretical (but also nearly practical) arithmetical bandwidth per core is thus like 4GHz * 8 floats = about 30 GFLOPS per core or something like that But we still AFAIK have quite low RAM to CPU bandwidth at the level of read or write of 1 or 2 int of float per nanosecond, such ram-2-cpu bandwidth when i am testing it is like only 2 GLOP per second per core or something like that; (both those values are rough but this difference seem to be physical truth at least from my experience) I mean arithmetic can be paralelised (like 8-vectorised) but load/store movs are not - thus SIMD paralistation has obly a fraction of its potential power This is extremally crusial to increase this memory bandwith (muc...
speedup problem using openMP in intel fortran
作者:bohluly2
Dear all, I have developed  a program and unfortunately I have speedup problem in it. My program is so big so I have tried to write a sample similar to my program, fortunately this simple program has a same problem with my program.  I need other experiences and your help if it is possible. Thanks, I am using VS2010 and Intel FORTRAN XE 2011 Program:     TYPE var         REAL(8),POINTER :: A, B, C      END TYPE var      REAL(8),POINTER :: A(:), B(:), C(:)      TYPE(var),POINTER  :: vars(:)        TYPE(var),POINTER :: varOMP            REAL*8  t1,t2 ,ai,bi,ci,di,ei,fi        INTEGER(4) c1,c2      INTEGER N, CHUNKSIZE, I, id, f , l      PARAMETER (N=200)      PARAMETER (CHUNKSIZE=10)            Allocate (A(N), B(N), C(N),vars(N)) !     initializations         DO I = 1, N          A(N)      =   I * 1.0          B(N)      =   A(N)          vars(I)%A =>  A(N)          vars(I)%B =>  B(N)          vars(I)%C =>  C(N)          vars(I)%A = 0.51          vars(I)%B...
How can I verify license key?
作者:Aleksandr S.1
I have bought few Xeon Phi units. The reseller provided with keys for Intel Parallel Studio. I think they are 6 months demo. However I'd like to know for sure. Is there a way I can check the terms of these keys without activating them, directly with Intel?
Doubts before buy Intel Studio
作者:Marcelo C.2
Hi All   I have some doubts regarding the Intel software studio for parallel arch and the Brazilian seller is not able to answer. I need to solve these doubts before buy the Studio for my company. Can somebody help me? 1- Currently we are using OpenMPI. Which advantages Intel MPI provides over OpenMPI? 2- OpenMPI error handling is not good. The MPI Lib from Intel is better for error handling and recovering? For example, if one rank in my mpi comm world dies how can I handle this using Intel lib? 3- Currently we use GCC. Intel compiler is better? We are running in a cluster with several nodes, with MPI doing the communication between the nodes.  Any other recommendations? We host our application at Amazon.  Thank you all in advance!  
订阅 论坛

精华