Article

Intel® Software Development Emulator

Product overview for the Intel® Software Development Emulator or Intel® SDE
作者: Ady Tal (Intel) 最后更新时间: 2019/03/26 - 07:07
博客

Intel® Transactional Synchronization Extensions (Intel® TSX) profiling with Linux perf

Intel® TSX exposes a speculative execution mode to the programmer to improve locking performance.. Tuning speculation requires heavily on a PMU profiler.

作者: Andreas Kleen (Intel) 最后更新时间: 2019/07/04 - 17:00
博客

Transactional memory support: the speculative_spin_mutex

Intel recently released the 4th Generation Intel® Core™ processors, which have Intel® Transaction

作者: 最后更新时间: 2018/05/28 - 18:30
Article

Intel® Xeon® Processor E7-8800/4800 V3 Product Family Technical Overview

Contents

1.     Executive Summary2.     Introduction

作者: 最后更新时间: 2019/07/06 - 16:40
博客

Debug Intel® Transactional Synchronization Extensions

If printf or fprintf functions cause transaction aborts, use Intel® Processor Trace as a work-around.
作者: Roman Dementiev (Intel) 最后更新时间: 2019/07/04 - 17:00
File Wrapper

5-Level Paging and 5-Level EPT White Paper

作者: 管理 最后更新时间: 2019/05/08 - 17:27
Article

How to manually target different Intel® Core™ processors, Intel® Xeon® processors and Intel® Xeon Phi™ processors

Manual cpu dispatch may be used to write code that will be executed only on Intel processors such as 2nd generation Intel® Core™ processors (formerly code named “Sandy Bridge”) and 3rd generation Intel® Core™ processors (formerly code named "Ivy Bridge") with support for Intel® Advanced Vector Extensions, or 4th generation Intel® Core™ processors (formerly code named "Haswell"), 5th generation...
作者: Martyn Corden (Intel) 最后更新时间: 2019/08/20 - 16:30